Welcome, Guest

Author Topic: ice40HX8k-EVB constraint file  (Read 1110 times)


  • Newbie
  • *
  • Posts: 4
  • Karma: +1/-0
ice40HX8k-EVB constraint file
« on: March 19, 2019, 06:11:49 AM »
I made a pcf so you don't have to. Contains all named pins on the board (not including the large headers). Note that you can have duplicate net -> pin mappings as long as you don't try to connect multiple nets to one pin. So if your top-level verilog file looks like

Code: [Select]
module top (hwclk);
  input hwclk;
  /* ... */

Then you can modify the pcf to look like

Code: [Select]
# Clock
set_io -nowarn SYSCLK J3 # GBIN6
set_io -nowarn hwclk J3

and it will still pnr fine
« Last Edit: March 19, 2019, 06:42:04 AM by Forty-Bot »