

# ***RK3188***

## ***DATASHEET***

Revision1.0  
Feb. 2013

---

## Revision History

---

<b>Date</b>	<b>Revision</b>	<b>Description</b>
2013-02-22	1.0	Initial Release

## Table of Content

Table of Content.....	3
Figure Index.....	4
Table Index.....	5
Chapter 1 Introduction.....	6
1.1 Features.....	6
1.1.1 MicroProcessor.....	6
1.1.2 Memory Organization.....	7
1.1.3 Internal Memory.....	7
1.1.4 External Memory or Storage device.....	8
1.1.5 System Component.....	9
1.1.6 Video CODEC.....	11
1.1.7 JPEG CODEC.....	12
1.1.8 Image Enhancement.....	12
1.1.9 Graphics Engine.....	14
1.1.10 Video IN/OUT.....	15
1.1.11 Audio Interface.....	16
1.1.12 Connectivity.....	16
1.1.13 Others.....	18
1.2 Block Diagram.....	20
1.3 Pin Description.....	20
1.3.1 RK3188 power/ground IO descriptions.....	21
1.3.2 RK3188 function IO descriptions.....	23
1.3.3 IO pin name descriptions.....	30
1.3.4 RK3188 IO Type.....	37
1.4 Package information.....	37
1.4.1 Dimension.....	38
1.4.2 Ball Map.....	40
1.4.3 Ball Pin Number Order.....	40
1.5 Electrical Specification.....	48
1.5.1 Absolute Maximum Ratings.....	48
1.5.2 Recommended Operating Conditions.....	49
1.5.3 DC Characteristics.....	50
1.5.4 Recommended Operating Frequency.....	51
1.5.5 Electrical Characteristics for General IO.....	54
1.5.6 Electrical Characteristics for PLL.....	55
1.5.7 Electrical Characteristics for SAR-ADC.....	56
1.5.8 Electrical Characteristics for USB OTG/Host2.0 Interface.....	56
1.5.9 Electrical Characteristics for HSIC Interface.....	57
1.5.10 Electrical Characteristics for DDR IO.....	57
1.5.11 Electrical Characteristics for eFuse.....	57

## Figure Index

Fig. 1-1 RK3188 Block Diagram.....	20
Fig. 12 RK3188 TFBGA453 Package Top View.....	38
Fig. 13 RK3188 TFBGA453 Package Side View.....	38
Fig. 14 RK3188 TFBGA453 Package Bottom View.....	39
Fig. 15 RK3188 TFBGA453 Package Dimension.....	39
Fig. 16 RK3188 Ball Mapping Diagram.....	40

## Table Index

Table 11	RK3188 Power/Ground IO informations.....	21
Table 12	RK3188 IO descriptions.....	23
Table 13	RK3188 IO function description list.....	30
Table 14	RK3188 IO Type List.....	37
Table 15	RK3188 Ball Pin Number Order Information.....	40
Table 16	RK3188 absolute maximum ratings.....	48
Table 17	RK3188 recommended operating conditions.....	49
Table 18	RK3188 DC Characteristics.....	50
Table 19	Recommended operating frequency for PD_ALIVE domain.....	51
Table 110	Recommended operating frequency for A9 core.....	51
Table 111	Recommended operating frequency for PD_CPU domain.....	52
Table 112	Recommended operating frequency for PD_PERI domain.....	52
Table 113	Recommended operating frequency for PD_VIO domain.....	53
Table 114	Recommended operating frequency PD_GPU domain.....	54
Table 115	Recommended operating frequency for PD_VIDEO domain.....	54
Table 116	RK3188 Electrical Characteristics for Digital General IO.....	54
Table 117	RK3188 Electrical Characteristics for PLL.....	55
Table 118	RK3188 Electrical Characteristics for SAR-ADC.....	56
Table 119	RK3188 Electrical Characteristics for USB OTG/Host2.0 Interface.....	56
Table 120	RK3188 Electrical Characteristics for HSIC Interface.....	57
Table 121	RK3188 Electrical Characteristics for DDR IO.....	57
Table 122	RK3188 Electrical Characteristics for eFuse.....	57

## Chapter 1 Introduction

RK3188 is a low power, high performance processor for mobile phones, personal mobile internet device and other digital multimedia applications, and integrates quad-core Cortex-A9 with separately NEONand FPU coprocessor.

Many embedded powerful hardware engines provide optimized performance for high-end application. RK3188 supports almost full-format video decoder by 1080p@60fps, also support H.264/MVC/VP8 encoder by 1080p@30fps, high-quality JPEG encoder/decoder, special image preprocessor and postprocessor.

Embedded 3D GPU makes RK3188 completely compatible with OpenGL ES2.0 and 1.1, OpenVG 1.1. Special 2D hardware engine with MMU will maximize display performance and provide very smoothly operation.

RK3188 has high-performance external memory interface(DDR3/LPDDR2/LVDDR3) capable of sustaining demanding memory bandwidths, also provides a complete set of peripheral interface to support very flexible applications as follows :

- 2 banks, 8bits/16bits Nor Flash/SRAM interface
- 4 banks, 8bits/16bits async Nand Flash,LBA Nand Flash and 8bits sync ONFI Nand Flash, allup to 60bits hardware ECC
- Totally 2GB memory space for 2 ranks, 16bits/32bits DDR3-1066, LPDDR2-1066, LVDDR3-1066
- Totally 3-channels SD/MMC interface to support MMC4.41, SD3.0, SDIO3.0 or eMMC
- Dual-channels TFT LCD interface with 4-layers , 2048x1536 maximum display size
- One-channels, 8bits BT656 interface, 16bits BT601 DDR interface and 10bits/12bits raw data interface with image preprocessor
- Audio interface: one 2ch I2S/PCM interface and SPDIF tx interface
- One USB OTG 2.0 and one USB Host2.0 interface and HSIC interface
- 10M/100M RMIi ethernet interface
- GPS interface
- High-speed ADC interface and TS stream interface
- Lots of low-speed peripheral interface : 5I2C, 4UART, 2SPI,4 PWM

This document will provide guideline on how to use RK3188 correctly and efficiently. The chapter 1 and chapter 2 will introduce the features, block diagram, signal descriptions and system usage of RK3188, the chapter 3 through chapter 45 will describe the full function of each module in detail.

### 1.1 Features

#### 1.1.1 MicroProcessor

- Quad-core ARM Cortex-A9 MPCore processor, a high-performance, low-power and cached application processor
  - Full implementation of the ARM architecture v7-A instruction set, ARM Neon Advanced SIMD (single instruction, multiple data) support for accelerated media and signal processing computation
- Superscalar, variable length, out-of-order pipeline with dynamic branch

- prediction, 8-stage pipeline
- Include VFPv3 hardware to support single and double-precision add, subtract, divide, multiply and accumulate, and square root operations
- SCU ensures memory coherency between the four CPUs
- Integrated timer and watchdog timer per CPU
- Integrated 32KB L1 instruction cache , 32KB L1 data cache with 4-way set associative
- 512KB unified L2 Cache
- Trustzone technology support
- Full coresight debug solution
  - Debug and trace visibility of whole systems
  - ETM trace support
  - Invasive and non-invasive debug
- Six separate power domains for every core to support internal power switch and externally turn on/off based on different application scenario
  - PD\_A9\_0: 1<sup>st</sup> Cortex-A9 + Neon + FPU + L1 I/D Cache
  - PD\_A9\_1: 2<sup>nd</sup> Cortex-A9 + Neon + FPU + L1 I/D Cache
  - PD\_A9\_2: 3<sup>rd</sup> Cortex-A9 + Neon + FPU + L1 I/D Cache
  - PD\_A9\_3: 4<sup>th</sup> Cortex-A9 + Neon + FPU + L1 I/D Cache
  - PD\_DBG: CoreSight-DK for Cortex-A9
  - PD\_SCU: SCU + L2 Cache controller + L2 Dataram, and including PD\_A9\_0, PD\_A9\_1, PD\_A9\_2, PD\_A9\_3, PD\_DGB
- One isolated voltage domain to support DVFS
- Maximum frequency can be up to 1.1GHz@1.0V

### 1.1.2 Memory Organization

- Internal on-chip memory
  - 10KB BootRom
  - 32KB internal SRAM for security and non-security access, detailed size is programmable
- External off-chip memory<sup>®</sup>
  - DDR3-1066, 16/32bits data widths, 2 ranks, totally 2GB(max) address space, maximum address space for one rank is also 2GB.
  - LPDDR2-1066, 32bits data width, 2 ranks, totally 2GB(max) address space, maximum address space for one rank is also 2GB.
  - Async SRAM/Nor Flash, 8/16bits data width, 2banks
  - Async Nand Flash(include LBA Nand), 8/16bits data width, 4 banks, 60bits ECC
  - Sync ONFI Nand Flash , 8bits data width, 8 banks, 60bits ECC

### 1.1.3 Internal Memory

- Internal BootRom
  - Size : 10KB
  - Support system boot from the following device:
    - ◆ 8bits/16bits Async Nand Flash
    - ◆ 8bits ONFI Nand Flash
    - ◆ SPI0 interface
    - ◆ eMMC interface
    - ◆ SDMMC interface
  - Support system code download by the following interface:
    - ◆ USB OTG interface
    - ◆ UART2Interface
- Internal SRAM

- Size : 32KB
- Support security and non-security access
- Security or non-security space is software programmable
- Security space can be 0KB,4KB,8KB,12KB,16KB,32KB continuous size

#### 1.1.4 External Memory or Storage device

- Dynamic Memory Interface (DDR3/LPDDR2)
  - Compatible with JEDEC standard DDR3/LPDDR2 SDRAM
  - Data rates up to 1066Mbps(533MHz) for DDR3/LPDDR2
  - Support up to 2 ranks (chip selects), totally 2GB(max) address space, maximum address space for one rank is also 2GB, which is software-configurable.
  - 16bits/32bits data width is software programmable
  - 7 host ports with 64bits AXI bus interface for system access, AXI bus clock is asynchronous with DDR clock
  - Programmable timing parameters to support DDR3/LPDDR2 SDRAM from various vendor
  - Advanced command reordering and scheduling to maximize bus utilization
  - Low power modes, such as power-down and self-refresh for DDR3/LPDDR2 SDRAM; clock stop and deep power-down for LPDDR2 SDRAM
  - Compensation for board delays and variable latencies through programmable pipelines
  - Embedded dynamic drift detection in the PHY to get dynamic drift compensation with the controller
  - Programmable output and ODT impedance with dynamic PVT compensation
  - Support one low-power work mode: power down DDR PHY and most of DDR IO except two cs and two cke output signals, make SDRAM still in self-refresh state to prevent data missing.
- Static Memory Interface (ASRAM/Nor Flash)
  - Compatible with standard async SRAM or Nor Flash
  - Support up to 2 banks (chip selects)
  - For bank0, 8bits/16bits data width is software programmable; For bank1, 16bits data width is fixed
  - Support separately data and address bus, also support shared data and address bus to save IO numbers
- Nand Flash Interface
  - Support 8bits/16bits async nand flash, up to 4 banks
  - Support 8bits sync DDR nand flash, up to 4 banks
  - Support LBA nand flash in async or sync mode
  - Up to 60bits hardware ECC
  - For DDR nand flash, support DLL bypass and 1/4 or 1/8 clock adjust, maximum clock rate is 75MHz
  - For async nand flash, support configurable interface timing , maximum data rate is 16bit/cycle
  - Embedded special DMA interface to do data transfer
  - Also support data transfer together with general DMAC1 in SoC system
- eMMC Interface
  - Compatible with standard iNAND interface

- Support MMC4.41 protocol
  - Provide eMMC boot sequence to receive boot data from external eMMC device
  - Support combined single FIFO(32x32bits) for both transmit and receive operations
  - Support FIFO over-run and under-run prevention by stopping card clock automatically
  - Support CRC generation and error detection
  - Embedded clock frequency division control to provide programmable baud rate
  - Support block size from 1 to 65535Bytes
  - 8bits data bus width
- SD/MMC Interface
    - Compatible with SD3.0, MMC ver4.41
    - Support combined single FIFO(32x32bits) for both transmit and receive operations
    - Support FIFO over-run and under-run prevention by stopping card clock automatically
    - Support CRC generation and error detection
    - Embedded clock frequency division control to provide programmable baud rate
    - Support block size from 1 to 65535Bytes
    - Data bus width is 4bits

#### 1.1.5 System Component

- CRU (clock & reset unit)
  - Support clock gating control for individual components inside RK3188
  - One oscillator with 24MHz clock input and 4 embedded PLLs
  - Up to 2.2GHz clock output for all PLLs
  - Support global soft-reset control for whole SOC, also individual soft-reset for every components
- PMU(power management unit)
  - 6 work modes(slow mode, normal mode, idle mode, stop mode, sleep mode, power-off mode) to save power by different frequency or automatic clock gating control or power domain on/off control
  - Lots of wakeup sources in different mode
  - 3 separate voltage domains
  - 10 separate power domains, which can be power up/down by software based on different application scenes
- Timer
  - 7 on-chip 64bits Timers in SoC with interrupt-based operation
  - Provide two operation modes: free-running and user-defined count
  - Support timer work state checkable
  - Fixed 24MHz clock input
- PWM
  - Four on-chip PWMs with interrupt-based operation
  - Programmable 4-bit pre-scalar from apb bus clock
  - Embedded 32-bit timer/counter facility
  - Support single-run or continuous-run PWM mode
  - Provides reference mode and output various duty-cycle waveform

- WatchDog
  - 32 bits watchdog counter width
  - Counter clock is from apb bus clock
  - Counter counts down from a preset value to 0 to indicate the occurrence of a timeout
  - WDT can perform two types of operations when timeout occurs:
    - ◆ Generate a system reset
    - ◆ First generate an interrupt and if this is not cleared by the service routine by the time a second timeout occurs then generate a system reset
  - Programmable reset pulse length
  - Totally 16 defined-ranges of main timeout period
  
- Bus Architecture
  - 64-bit multi-layer AXI/AHB/APB composite bus architecture
  - 5 embedded AXI interconnect
    - ◆ CPU interconnect with three 64-bits AXI masters, two 64-bits AXI slaves, one 32-bits AHB master and lots of 32-bits AHB/APB slaves
    - ◆ PERI interconnect with two 64-bits AXI masters, one 64-bits AXI slave, one 32-bits AXI slave, four 32-bits AHB masters and lots of 32-bits AHB/APB slaves
    - ◆ Display interconnect with six 64-bits AXI masters and one 32-bits AHB slave
    - ◆ GPU interconnect with one 128-bits AXI master and 64-bits AXI slave ,they are point-to-point AXI-lite architecture
    - ◆ VCODEC interconnect also with one 64-bits AXI master and one 32-bits AHB slave ,they are point-to-point AXI-lite architecture
  - For each interconnect with AXI/AHB/APB composite bus, clocks for AXI/AHB/APB domains are always synchronous, and different integer ratio is supported for them.
  - Flexible different QoS solution to improve the utility of bus bandwidth
  
- Interrupt Controller
  - Support 3 PPI interrupt source and 76 SPI interrupt sources input from different components inside RK3188
  - Support 16 software-triggered interrupts
  - Input interrupt level is fixed , only high-level sensitive
  - Two interrupt outputs (nFIQ and nIRQ) separately for each Cortex-A9, both are low-level sensitive
  - Support different interrupt priority for each interrupt source, and they are always software-programmable
  
- DMAC
  - Micro-code programming based DMA
  - The specific instruction set provides flexibility for programming DMA transfers
  - Linked list DMA function is supported to complete scatter-gather transfer
  - Support internal instruction cache
  - Embedded DMA manager thread
  - Support data transfer types with memory-to-memory, memory-to-peripheral, peripheral-to-memory
  - Signals the occurrence of various DMA events using the interrupt output

- signals
- Mapping relationship between each channel and different interrupt outputs is software-programmable
- Two embedded DMA controller , DMAC0 is for cpu system, DMAC1 is for peri system
- DMAC0 features:
  - ◆ 6 channels totally
  - ◆ 11 hardware request from peripherals
  - ◆ 2 interrupt output
  - ◆ Dual APB slave interface for register configure, designated as secure and non-secure
  - ◆ Support Trustzone technology and programmable secure state for each DMA channel
- DMAC1 features:
  - ◆ 7 channels totally
  - ◆ 13 hardware request from peripherals
  - ◆ 2 interrupt outputs
  - ◆ Not support trustzone technology
- Security system
  - Support trustzone technology for the following components inside RK3188
    - ◆ Cortex-A9, support security and non-security mode, switch by software
    - ◆ DMAC0, support some dedicated channels work only in security mode
    - ◆ eFuse, only accessed by Cortex-A9 in security mode
    - ◆ Internal memory , part of space is addressed only in security mode, detailed size is software-programmable together with TZMA(trustzone memory adapter) and TZPC(trustzone protection controller)

#### 1.1.6 Video CODEC

- Shared internal memory and bus interface for video decoder and encoder<sup>®</sup>
- Video Decoder
  - Real-time video decoder of MPEG-1, MPEG-2, MPEG-4, H.263, H.264 , AVS , VC-1 , RV , VP6/VP8 , Sorenson Spark, MVC
  - Error detection and concealment support for all video formats
  - Output data format is YUV420 semi-planar, and YUV400(monochrome) is also supported for H.264
  - H.264 up to HP level 4.2 : 1080p@60fps (1920x1088)<sup>®</sup>
  - MPEG-4 up to ASP level 5 : 1080p@60fps (1920x1088)
  - MPEG-2 up to MP : 1080p@60fps (1920x1088)
  - MPEG-1 up to MP : 1080p@60fps (1920x1088)
  - H.263 : 576p@60fps(720x576)
  - Sorenson Spark : 1080p@60fps (1920x1088)
  - VC-1 up to AP level 3 : 1080p@30fps (1920x1088)
  - RV8/RV9/RV10 : 1080p@60fps (1920x1088)
  - VP6/VP8 : 1080p@60fps (1920x1088)
  - AVS : 1080p@60fps (1920x1088)
  - MVC : 1080p@60fps (1920x1088)
  - For AVS, 4:4:4 sampling not supported
  - For H.264, Image cropping not supported

- For MPEG-4,GMC(global motion compensation) not supported
- For VC-1, upscaling and range mapping are supported in image post-processor
- For MPEG-4 SP/H.263/Sorenson spark, using a modified H.264 in-loop filter to implement deblocking filter in post-processor unit
- Video Encoder
  - Support video encoder for H.264 (BP@level4.0, MP@level4.0, HP@level4.0), MVC and VP8
  - Only support I and P slices, not B slices
  - Support error resilience based on constrained intra prediction and slices
  - Input data format :
    - ◆ YCbCr 4:2:0 planar
    - ◆ YCbCr 4:2:0 semi-planar
    - ◆ YCbYCr 4:2:2
    - ◆ CbYCrY 4:2:2 interleaved
    - ◆ RGB444 and BGR444
    - ◆ RGB555 and BGR555
    - ◆ RGB565 and BGR565
    - ◆ RGB888 and BRG888
    - ◆ RGB101010 and BRG101010
  - Image size is from 96x96 to 1920x1088(Full HD)
  - Maximum frame rate is up to 30fps@1920x1080<sup>®</sup>
  - Bit rate supported is from 10Kbps to 20Mbps

#### 1.1.7 JPEG CODEC

- JPEG decoder
  - Input JPEG file : YCbCr 4:0:0, 4:2:0, 4:2:2, 4:4:0, 4:1:1 and 4:4:4 sampling formats
  - Output raw image : YCbCr 4:0:0, 4:2:0, 4:2:2, 4:4:0, 4:1:1 and 4:4:4 semi-planar
  - Decoder size is from 48x48 to 8176x8176(66.8Mpixels)
  - Maximum data rate<sup>®</sup> is up to 76million pixels per second
- JPEG encoder
  - Input raw image :
    - ◆ YCbCr 4:2:0 planar
    - ◆ YCbCr 4:2:0 semi-planar
    - ◆ YCbYCr 4:2:2
    - ◆ CbYCrY 4:2:2 interleaved
    - ◆ RGB444 and BGR444
    - ◆ RGB555 and BGR555
    - ◆ RGB565 and BGR565
    - ◆ RGB888 and BRG888
    - ◆ RGB101010 and BRG101010
  - Output JPEG file : JFIF file format 1.02 or Non-progressive JPEG
  - Encoder image size up to 8192x8192(64million pixels) from 96x32
  - Maximum data rate<sup>®</sup> up to 90million pixels per second

#### 1.1.8 Image Enhancement

- Image pre-processor
  - Only used together with HD video encoder inside RK3188, not support

- stand-alone mode
  - Provides RGB to YCbCr 4:2:0 color space conversion, compatible with BT601, BT709 or user defined coefficients
  - Provides YCbCr4:2:2 to YCbCr4:2:0 color space conversion
  - Support cropping operation from 8192x8192 to any supported encoding size
  - Support rotation with 90 or 270 degrees
- Video stabilization
  - Work in combined mode with HD video encoder inside RK3188 and stand-alone mode
  - Adaptive motion compensation filter
  - Support scene detection from video sequence, encodes key frame when scene change noticed
- Image Post-Processor(embedded inside video decoder)
  - Combined with HD video decoder and JPEG decoder, post-processor can read input data directly from decoder output to reduce bus bandwidth
  - Also work as a stand-alone mode, its input data is from a camera interface or other image data stored in external memory
  - Input data format :
    - ◆ Any format generated by video decoder in combined mode
    - ◆ YCbCr 4:2:0 semi-planar
    - ◆ YCbCr 4:2:0 planar
    - ◆ YCbYCr 4:2:2
    - ◆ YCrYCb 4:2:2
    - ◆ CbYCrY 4:2:2
    - ◆ CrYCbY 4:2:2
  - Output data format:
    - ◆ YCbCr 4:2:0 semi-planar
    - ◆ YCbYCr 4:2:2
    - ◆ YCrYCb 4:2:2
    - ◆ CbYCrY 4:2:2
    - ◆ CrYCbY 4:2:2
    - ◆ Fully configurable ARGB channel lengths and locations inside 32bits, such as ARGB8888,RGB565,ARGB4444 etc.
  - Input image size:
    - ◆ Combined mode : from 48x48 to 8176x8176 (66.8Mpixels)
    - ◆ Stand-alone mode : width from 48 to 8176,height from 48 to 8176, and maximum size limited to 16.7Mpixels
    - ◆ Step size is 16 pixels
  - Output image size: from 16x16 to 1920x1088 (horizontal step size 8,vertical step size 2)
  - Support image up-scaling :
    - ◆ Bicubic polynomial interpolation with a four-tap horizontal kernel and a two-tap vertical kernel
    - ◆ Arbitrary non-integer scaling ratio separately for both dimensions
    - ◆ Maximum output width is 3x input width
    - ◆ Maximum output height is 3x input height
  - Support image down-scaling:
    - ◆ Arbitrary non-integer scaling ratio separately for both dimensions
    - ◆ Unlimited down-scaling ratio
  - Support YUV to RGB color conversion, compatible with BT.601-5, BT.709 and user definable conversion coefficient

- Support dithering (2x2 ordered spatial dithering) for 4,5,6bit RGB channel precision
  - Support programmable alpha channel and alpha blending operation with the following overlay input formats:
    - ◆ 8bit alpha +YUV444, big endian channel order with AYUV8888
    - ◆ 8bit alpha +24bit RGB, big endian channel order with ARGB8888
  - Support deinterlacing with conditional spatial deinterlace filtering, only compatible with YUV420 input format
  - Support RGB image contrast / brightness / color saturation adjustment
  - Support image cropping & digital zoom only for JPEG or stand-alone mode
  - Support picture in picture
  - Support image rotation (horizontal flip, vertical flip, rotation 90,180 or 270 degrees)
- Image Post-Processor (IPP) (standalone)
    - memory to memory mode
    - input data format and size
      - ◆ RGB888 : 16x16 to 8191x8191
      - ◆ RGB565 : 16x16 to 8191x8191
      - ◆ YUV422/YUV420 : 16x16 to 8190x8190
      - ◆ YUV444 : 16x16 to 8190x8190
    - pre scaler
      - ◆ integer down-scaling(ratio: 1/2,1/3,1/4,1/5,1/6,1/7,1/8) with linear filter
      - ◆ deinterlace(up to 1080i) to support YUV422&YUV420 input format
    - post scaler
      - ◆ down-scaling with 1/2 ~ 1 arbitrary non-integer ratio
      - ◆ up-scaling with 1~4 arbitrary non-integer ratio
      - ◆ 4-tap vertical, 2-tap horizontal filter
      - ◆ The max output image width of post scaler is 4096
    - Support rotation with 90/180/270 degrees and x-mirror,y-mirror

### 1.1.9 Graphics Engine

- 3D Graphics Engine :
  - High performance OpenGL ES1.1 and 2.0, OpenVG1.1 etc.
  - Embedded 4 shader cores with shared hierarchical tiler
  - Seperate vertex(geometry) and fragment(pixel) processing for maximum parallel throughput
  - Provide MMU and L2 Cache with 128KB size
  - Triangle rate: 30M triangles/s
  - Pixel rate: 1.4G pixels/s @ 400MHz
  - Max frequency can up to 380MHz@0.9V (Worst Case) and 500MHz@1.0V (Typical Case)
- 2D Graphics Engine :
  - Max frequency : 400MHz@0.9V(Worst Case)
  - BitBlit with Stretch Blit, Simple Blit and Filter Blit
  - Color fill with gradient fill, and pattern fill
  - Line drawing with anti-aliasing and specified width
  - High-performance stretch and shrink
  - Monochrome expansion for text rendering
  - ROP2,ROP3,ROP4

- Alpha blending modes including global alpha, per\_pixel alpha, porter-duff and fading
- 8K x 8K input and 2K x 2K output raster 2D coordinate system
- Arbitrary degrees rotation with anti-aliasing on every 2D primitive
- Blending, scaling and rotation are supported in one pass for Bitbilt
- Source format:
  - ◆ ABGR8888, XBGR888, ARGB8888, XRGB888
  - ◆ RGB888, RGB565
  - ◆ RGBA5551, RGBA4444
  - ◆ YUV420 planar, YUV420 semi-planar
  - ◆ YUV422 planar, YUV422 semi-planar
  - ◆ BPP8, BPP4, BPP2, BPP1
- Destination formats:
  - ◆ ABGR8888, XBGR888, ARGB8888, XRGB888
  - ◆ RGB888, RGB565
  - ◆ RGBA5551, RGBA4444
  - ◆ YUV420 planar, YUV420 semi-planar only in filter and pre-scale mode
  - ◆ YUV422 planar, YUV422 semi-planar only in filter and pre-scale mode

#### 1.1.10 Video IN/OUT

- Camera Interface
  - Support up to 5M pixels
  - 8bits BT656(PAL/NTSC) interface
  - 16bits BT601 DDR interface
  - 8bits/10bits/12bits raw data interface
  - YUV422 data input format with adjustable YUV sequence
  - YUV422, YUV420 output format with separately Y and UV space
  - Support picture in picture (PIP)
  - Support simple image effects such as Arbitrary(sepia), Negative, Art freeze, Embossing etc.
  - Support static histogram statistics and white balance statistics
  - Support image crop with arbitrary windows
  - Support scale up/down from 1/8 to 8 with arbitrary non-integer ratio
- Display Interface
  - Two independent display controllers
  - Support LCD or TFT interfaces up to 2048x1536
  - Parallel RGB LCD Interface :  
RGB888(24bits), RGB666(18bits), RGB565(15bits)
  - Serial RGB LCD Interface: 3x8bits with RGB delta support, 3x8bits followed by dummy data, 16bits followed by 8bits
  - MCU LCD interface : i-8080 with up to 24bits RGB
  - Support DDR output mode with differential clocks output
  - Support DDR output mode with single clock output
  - Four display layers :
    - ◆ One background layer with programmable 24bits color
    - ◆ One video layer (win0)
      - RGB888, ARGB888, RGB565, YUV422, YUV420
      - 1/8 to 8 scaling up/down engine with arbitrary non-integer ratio
      - Support virtual display
      - 256 level alpha blending
      - Support transparency color key

- Support 3D display
- ◆ One video layer (win1)
  - RGB888, ARGB888, RGB565, 1/2/4/8BPP
  - Support virtual display
  - 256 level alpha blending
  - Support transparency color key
- ◆ Hardware cursor(hwc)
  - 2BPP
  - Maximum resolution 64x64
  - 3-color and transparent mode
  - 2-color + transparency + tran\_invert mode
  - 16 level alpha blending
- 3 x 256 x 8 bits display LUTs
- Win0 and Win1 layer overlay exchangeable
- Support color space conversion:  
YUV2RGB(rec601-mpeg/rec601-jpeg/rec709) and RGB2YUV
- Deflicker support for interlace output
- 24bits to 16bits/18bitsditheringoperation
- Blank and black display
- Standby mode

#### 1.1.11 Audio Interface

- I2S/PCM with 2ch
  - Up to 2 channels (2xTX, 2xRX)
  - Audio resolution from 16bits to 32bits
  - Sample rate up to 192KHz
  - Provides master and slave work mode, software configurable
  - Support 3 I2S formats (normal, left-justified, right-justified)
  - Support 4 PCM formats(early, late1, late2, late3)
  - I2S and PCM mode cannot be used at the same time
- SPDIF
  - Audio resolution: 16bits/20bits/24bits
  - Software configurable sample rates (48KHz, 44.1KHz, 32KHz)
  - Stereo voice replay with 2 channels

#### 1.1.12 Connectivity

- SDIO interface
  - Compatible with SDIO 3.0 protocol
  - Support FIFO over-run and under-run prevention by stopping card clock automatically
  - 4bits data bus widths
- High-speed ADC stream interface
  - Support single-channel 8bits/10bits interface
  - DMA-based and interrupt-based operation
  - Support 8bits TS stream interface
  - Support PID filter operation
    - ◆ Combined with high-speed ADC interface to implement filter from original TS data
    - ◆ Provide PID filter up to 64 channels PID simultaneously
    - ◆ Support sync-byte detection in transport packet head
    - ◆ Support packet lost mechanism in condition of limited bandwidth

- MAC 10/100MEthernet Controller
  - IEEE802.3u compliant Ethernet Media Access Controller(MAC)
  - Support only RMII(Reduced MII) mode
  - 10Mbps and 100Mbps compatible
  - Automatic retry and automatic collision frame deletion
  - Full duplex support with flow-control
  - Address filtering(broadcast, multicast, logical, physical)
  
- GPS Interface
  - Single chip, integrate GPS bb with cpu.
  - 32 DMA channels for ahb master access
  - Complete l1-band, C/A, and NMEA-0183 compatibility.
  - Support reference frequencies 16.368MHz.
  - High sensitivity for indoor fixes.
  - Low power consumption.
  - Low cost with smaller size.
  - Multi modes support both standalone GPS and A\_GPS
  
- SPI Controller
  - 2 on-chip SPI controller inside RK3188
  - Support serial-master and serial-slave mode, software-configurable
  - DMA-based or interrupt-based operation
  - Embedded two 32x16bits FIFO for TX and RX operation respectively
  - Support 2 chip-selects output in serial-master mode
  
- Uart Controller
  - 4 on-chip uart controller inside RK3188
  - DMA-based or interrupt-based operation
  - For UART1/UART2/UART3, Embedded two 32Bytes FIFO for TX and RX operation respectively
  - For UART0, two 64Bytes FIFOs are embedded for TX/RX operation
  - Support 5bit,6bit,7bit,8bit serial data transmit or receive
  - Standard asynchronous communication bits such as start,stop and parity
  - Support different input clock for uart operation to get up to 4Mbps or other special baud rate
  - Support non-integer clock divides for baud clock generation
  - Auto flow control mode is only for UART0, UART1, UART3
  
- I2C controller
  - 5 on-chip I2C controller in RK3188
  - Multi-master I2C operation
  - Support 7bits and 10bits address mode
  - Software programmable clock frequency and transfer rate up to 400Kbit/s in the fast mode
  - Serial 8bits oriented and bidirectional data transfers can be made at up to 100Kbit/s in the standard mode
  
- GPIO
  - 4 groups of GPIO (GPIO0~GPIO3,) , 32 GPIOs per group, totally have 128 GPIOs
  - All of GPIOs can be used to generate interrupt to Cortex-A9
  - GPIO0 can be used to wakeup system from stop/sleep/power-off mode
  - All of pullup GPIOs are software-programmable for pullup resistor or not

- All of pulldown GPIOs are software-programmable for pulldown resistor or not
- All of GPIOs are always in input direction in default after power-on-reset
- The drive strength for all of GPIOs is software-programmable
  
- USB Host2.0
  - Compatible with USB Host2.0 specification
  - Supports high-speed(480Mbps), full-speed(12Mbps) and low-speed(1.5Mbps) mode
  - Provides 16 host mode channels
  - Support periodic out channel in host mode
  
- USB OTG2.0
  - Compatible with USB OTG2.0 specification
  - Supports high-speed(480Mbps), full-speed(12Mbps) and low-speed(1.5Mbps) mode
  - Support up to 9 device mode endpoints in addition to control endpoint 0
  - Support up to 6 device mode IN endpoints including control endpoint 0
  - Endpoints 1/3/5/7 can be used only as data IN endpoint
  - Endpoints 2/4/6 can be used only as data OUT endpoint
  - Endpoints 8/9 can be used as data OUT and IN endpoint
  - Provides 9 host mode channels
  - Provides UART support to receive and transmit asynchronous, serial data by reusing DP/DM ports
  
- HSIC Interface
  - Compliant with the USB2.0 Specification and Enhanced Host Controller Interface Specification 2.0
  - 1 Port HSIC PHY Interface Operates in host mode
  - Built-in one 840x35 bits FIFO
  - Internal DMA with scatter/gather function

#### 1.1.13 Others

- SAR-ADC(Successive Approximation Register)
  - 3-channel single-ended 10-bit SAR analog-to-digital converter
  - Conversion speed range is up to 1 MSPS
  - SAR-ADC clock must be less than 1MHz
  - DNL is less than  $\pm 1$  LSB , INL is less than  $\pm 2.0$  LSB
  - Power down current is about 0.5uA for analog and digital logic
  - Power supply is 1.8V ( $\pm 10\%$ ) for analog interface
  
- eFuse
  - 256bits (32x8) high-density electrical Fuse
  - Programming condition : VQPS must be 1.5( $\pm 10\%$ )
  - Program time is about 10us( $\pm 1$ us)
  - Read condition : VQPS must be 0V
  - Support standby mode
  
- Operation Temperature Range
  - $-10^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$
  
- Operation Voltage Range
  - Typical logic supply: 1.0V

- IO supply : 3.3V or 2.5V or 1.8V ( $\pm 10\%$ )
- Process
  - GlobalFoundry28nmSLP
- Package Type
  - TFBGA453LD (body: 19mm x 19mm ; ball size : 0.4mm ; ball pitch : 0.8mm)
- Power
  - TBA
  - *Notes :<sup>①</sup> DDR3/LPDDR2 are not used simultaneously as well as async and sync ddr nand flash. DDR3/LPDDR2 could support 533/1066Hz under typical corner if chip operating environment, such as the power supply in PCB board is well design.*
  - *<sup>②</sup> In RK3188, Video decoder and encoder are not used simultaneously because of shared internal buffer*
  - *<sup>③</sup> Actual maximum frame rate will depend on the clock frequency and system bus performance*
  - *<sup>④</sup> Actual maximum data rate will depend on the clock frequency and JPEG compression rate*

## 1.2 Block Diagram

The following diagram shows the basic block diagram for RK3188.




Fig. 1-1 RK3188 Block Diagram

## 1.3 Pin Description

In this chapter, the pin description will be divided into two parts, one is all power/ground descriptions in Table 1-1, include analog power/ground, another is all the function signals descriptions in Table 1-2, also include analog power/ground.

1.3.1 RK3188 power/ground IO descriptions

Table 11 RK3188 Power/Ground IO informations

Group	Ball #	Min(V)	Typ(V)	Max(V)	Descriptions
GND	C2, D4, D7, D10, D13, D16, D19, C21, E21, G9, G14, H8, H9, H10, H11, H12, H13, H14, H15, H16, J8, J9, J10, J11, J12, J13, J14, J15, J16, K8, K9, K10, K11, K12, K13, K14, K15, K16, L8, L9, L10, L11, L12, L13, L14, L15, L16, M8, M9, M10, M11, M12, M13, M14, M15, M16, N8, N9, N10, N11, N12, N13, N14, N15, N16, N17, P7, P8, P9, P10, P11, P12, P13, P14, P15, P16, P17, R8, R9, R10, R11, R12, R13, R14, R15, R16, T7, T8, T9, T11, T12, T13, T14, T15, T16, V3, AA8, AA14, AA16, AA18, R7, T10	N/A	N/A	N/A	Internal Core Ground and Digital IO Ground
AVDD	N5, N6, P5, P6, T5, T6, U5, U6, V5, V7, U8, U9, U10, V8, V10	0.9	1.0	1.05	Internal CPU Power (@ cpu frequency <= 1GHz)
		0.9	1.0	1.25	Internal CPU Power (@ cpu frequency <= 1.5GHz)
CVDD	G8, G10, G16, G18, H17, J17, H7, N7, L17, L18, M17, P18, R17, T17	0.9	1.0	1.2	Internal Core Logic Power
PVDD	W14	0.9	1.0	1.1	Internal PMU Domain Logic Power
PVCC	W13	3	3.3	3.6	PMU Domain Digital IO Power
		2.25	2.5	2.75	
		1.62	1.8	1.98	
VCCIO0	K17	3	3.3	3.6	Digital GPIO Power
		2.25	2.5	2.75	
		1.62	1.8	1.98	
VCCIO1	H18	3	3.3	3.6	
		2.25	2.5	2.75	
		1.62	1.8	1.98	

LCD0_VCC0	K7	3	3.3	3.6	LCDC0 Digital IO Power
		2.25	2.5	2.75	
		1.62	1.8	1.98	
LCD0_VCC1	J7	3	3.3	3.6	LCDC0 Digital IO Power
		2.25	2.5	2.75	
		1.62	1.8	1.98	
LCD1_VCC	L7	3	3.3	3.6	LCDC1 Digital IO Power
		2.25	2.5	2.75	
		1.62	1.8	1.98	
CIF_VCC	M7	3	3.3	3.6	Camera Digital IO Power
		2.25	2.5	2.75	
		1.62	1.8	1.98	
FLASH_VCC	N18	3	3.3	3.6	Nand Flash Digital IO Power
		2.25	2.5	2.75	
		1.62	1.8	1.98	
AP0_VCC	V17	3	3.3	3.6	UART0/SDIO/MAC for Mobile phone Digital IO Power
		2.25	2.5	2.75	
		1.62	1.8	1.98	
AP1_VCC	U18	3	3.3	3.6	UART1/SPI0/I2S/I2C4 for Mobile phone Digital IO Power
		2.25	2.5	2.75	
		1.62	1.8	1.98	
MVDD	F7, F8, F10, F11, F13, F14, F16, F17	1.425	1.5	1.575	DDR3 Digital IO Power LVDDR3 Digital IO Power LPDDR2 Digital IO Power
		1.283	1.35	1.45	
		1.14	1.2	1.30	
APLL_AVSS	U11	N/A	N/A	N/A	ARM PLL Analog Ground
APLL_AVDD	V11	0.9	1.0	1.1	ARM PLL Analog Power
DPLL_AVSS	U12	N/A	N/A	N/A	DDR PLL Analog Ground
DPLL_AVDD	V13	0.9	1.0	1.1	DDR PLL Analog Power
C/GPLL_AVSS	U13	N/A	N/A	N/A	CODEC/GENERAL PLL Analog Ground
C/GPLL_1V0	V14	0.9	1.0	1.1	CODEC/GENERAL PLL Analog Power
ADCVDD_1V8	K18	1.62	1.8	1.98	SAR-ADC Analog Power

USBVDD_1V0	U14	0.9	1.0	1.1	USB OTG2.0/Host2.0 Digital Power
USBVDD_1V8	V16	1.62	1.8	1.98	USB OTG2.0/Host2.0 Analog Power
USBVDD_3V3	U15	3.0	3.3	3.6	USB OTG2.0/Host2.0 Analog Power
EFUSE_VDDQ	Y10	1.35	1.5	1.65	eFuse IO Digital Power
HSIC	U16	1.08	1.2	1.32	HSIC 1.2V Transmitter Power Supply

### 1.3.2 RK3188 function IO descriptions

Table 12RK3188 IO descriptions

Pad#	Ball#	func0	func1	func2	func3	Pad type <sup>®</sup>	Current <sup>®</sup>	Pull	Reset State <sup>®</sup>	Power Supply <sup>®</sup>
LCDC0_DATA[7]	F4	LCDC0_DATA[7]				I/O	8	N/A	0	LCDC0_VC C
LCDC0_DATA[8]	F3	LCDC0_DATA[8]				I/O	8	N/A	0	
LCDC0_DATA[9]	F2	LCDC0_DATA[9]				I/O	8	N/A	0	
LCDC0_DATA[10]	G5	LCDC0_DATA[10]				I/O	8	N/A	0	
LCDC0_DATA[11]	G4	LCDC0_DATA[11]				I/O	8	N/A	0	
LCDC0_DATA[12]	G3	LCDC0_DATA[12]				I/O	8	N/A	0	
LCDC0_DATA[13]	G2	LCDC0_DATA[13]				I/O	8	N/A	0	
LCDC0_DATA[14]	G1	LCDC0_DATA[14]				I/O	8	N/A	0	
LCDC0_DATA[15]	H6	LCDC0_DATA[15]				I/O	8	N/A	0	
LCDC0_DATA[16]	H5	LCDC0_DATA[16]				I/O	8	N/A	0	
LCDC0_DATA[17]	H4	LCDC0_DATA[17]				I/O	8	N/A	0	
LCDC0_DATA[18]	H3	LCDC0_DATA[18]				I/O	8	N/A	0	
LCDC0_DATA[19]	H2	LCDC0_DATA[19]				I/O	8	N/A	0	
LCDC0_DATA[20]	H1	LCDC0_DATA[20]				I/O	8	N/A	0	
LCDC0_DATA[21]	K1	LCDC0_DATA[21]				I/O	8	N/A	0	
LCDC0_DATA[22]	J3	LCDC0_DATA[22]				I/O	8	N/A	0	
LCDC0_DATA[23]	J2	LCDC0_DATA[23]				I/O	8	N/A	0	
GPIO2_A[0]	K6	GPIO2_A[0]	lcdc1_data0	smc_data0	trace_data0	I/O	8	Down <sup>®</sup>	1	LCDC1_VC C
GPIO2_A[1]	K5	GPIO2_A[1]	lcdc1_data1	smc_data1	trace_data1	I/O	8	Down <sup>®</sup>	1	
GPIO2_A[2]	L4	GPIO2_A[2]	lcdc1_data2	smc_data2	trace_data2	I/O	8	Down <sup>®</sup>	1	
GPIO2_A[3]	K4	GPIO2_A[3]	lcdc1_data3	smc_data3	trace_data3	I/O	8	Down <sup>®</sup>	1	
GPIO2_A[4]	K3	GPIO2_A[4]	lcdc1_data4	smc_data4	trace_data4	I/O	8	Down <sup>®</sup>	1	
GPIO2_A[5]	K2	GPIO2_A[5]	lcdc1_data5	smc_data5	trace_data5	I/O	8	Down <sup>®</sup>	1	
GPIO2_A[6]	L6	GPIO2_A[6]	lcdc1_data6	smc_data6	trace_data6	I/O	8	Down <sup>®</sup>	1	
GPIO2_A[7]	L5	GPIO2_A[7]	lcdc1_data7	smc_data7	trace_data7	I/O	8	Down <sup>®</sup>	1	
GPIO2_B[0]	M3	GPIO2_B[0]	lcdc1_data8	smc_data8	trace_data8	I/O	8	Down <sup>®</sup>	1	

GPIO2_B[1]	L3	GPIO2_B[1]	lcdc1_data9	smc_data9	trace_data9	I/O	8	Down <sup>Ⓢ</sup>	I	
GPIO2_B[2]	L2	GPIO2_B[2]	lcdc1_data10	smc_data10	trace_data10	I/O	8	Down <sup>Ⓢ</sup>	I	
GPIO2_B[3]	L1	GPIO2_B[3]	lcdc1_data11	smc_data11	trace_data11	I/O	8	Down <sup>Ⓢ</sup>	I	
GPIO2_B[4]	M2	GPIO2_B[4]	lcdc1_data12	smc_data12	trace_data12	I/O	8	Down <sup>Ⓢ</sup>	I	
GPIO2_B[5]	N4	GPIO2_B[5]	lcdc1_data13	smc_data13	trace_data13	I/O	8	Down <sup>Ⓢ</sup>	I	
GPIO2_B[6]	P4	GPIO2_B[6]	lcdc1_data14	smc_data14	trace_data14	I/O	8	Down <sup>Ⓢ</sup>	I	
GPIO2_B[7]	N3	GPIO2_B[7]	lcdc1_data15	smc_data15	trace_data15	I/O	8	Down <sup>Ⓢ</sup>	I	
GPIO2_C[0]	N2	GPIO2_C[0]	lcdc1_data16	smc_addr0	trace_clk	I/O	8	Down <sup>Ⓢ</sup>	I	
GPIO2_C[1]	N1	GPIO2_C[1]	lcdc1_data17	smc_addr1	trace_ctl	I/O	8	Down <sup>Ⓢ</sup>	I	
GPIO2_C[2]	P1	GPIO2_C[2]	lcdc1_data18	smc_addr2		I/O	8	Down <sup>Ⓢ</sup>	I	
GPIO2_C[3]	P2	GPIO2_C[3]	lcdc1_data19	smc_addr3		I/O	8	Down <sup>Ⓢ</sup>	I	
GPIO2_C[4]	P3	GPIO2_C[4]	lcdc1_data20	smc_addr4		I/O	8	Down <sup>Ⓢ</sup>	I	
GPIO2_C[5]	R3	GPIO2_C[5]	lcdc1_data21	smc_addr5		I/O	8	Down <sup>Ⓢ</sup>	I	
GPIO2_C[6]	R2	GPIO2_C[6]	lcdc1_data22	smc_addr6		I/O	8	Down <sup>Ⓢ</sup>	I	
GPIO2_C[7]	T4	GPIO2_C[7]	lcdc1_data23	smc_addr7		I/O	8	Down <sup>Ⓢ</sup>	I	
GPIO2_D[0]	T1	GPIO2_D[0]	lcdc1_dclk	smc_csn0		I/O	12	Down <sup>Ⓢ</sup>	I	
GPIO2_D[1]	T2	GPIO2_D[1]	lcdc1_den	smc_we_n		I/O	8	Down <sup>Ⓢ</sup>	I	
GPIO2_D[2]	T3	GPIO2_D[2]	lcdc1_hsync	smc_oe_n		I/O	8	Down <sup>Ⓢ</sup>	I	
GPIO2_D[3]	U1	GPIO2_D[3]	lcdc1_vsync	smc_adv_n		I/O	8	Down <sup>Ⓢ</sup>	I	
GPIO2_D[4]	U2	GPIO2_D[4]	smc_bls_n0			I/O	4	Up <sup>Ⓢ</sup>	I	
GPIO2_D[5]	U3	GPIO2_D[5]	smc_bls_n1			I/O	4	Up <sup>Ⓢ</sup>	I	
GPIO2_D[6]	U4	GPIO2_D[6]	smc_csn1			I/O	4	Up <sup>Ⓢ</sup>	I	
CIF_CLKIN	V2	CIF_CLKIN	hsadc_clkout	gps_clk		I/O	2	down	I	
CIF_DATA[3]	W1	CIF_DATA[3]	hsadc_data1			I	2	down	I	
CIF_DATA[4]	W2	CIF_DATA[4]	hsadc_data2			I	2	down	I	
CIF_DATA[5]	W3	CIF_DATA[5]	hsadc_data3			I	2	down	I	
CIF_DATA[6]	V4	CIF_DATA[6]	hsadc_data4			I	2	down	I	
CIF_DATA[7]	Y3	CIF_DATA[7]	hsadc_data5			I	2	down	I	
CIF_DATA[8]	Y4	CIF_DATA[8]	hsadc_data6			I	2	down	I	
CIF_DATA[9]	W4	CIF_DATA[9]	hsadc_data7			I	2	down	I	
CIF_DATA_15_12[12]	Y1	CIF_DATA_15_12[12]				I	2	down	I	
CIF_DATA_15_12[13]	Y2	CIF_DATA_15_12[13]				I	2	down	I	
CIF_DATA_15_12[14]	AA2	CIF_DATA_15_12[14]				I	2	down	I	
CIF_DATA_15_12[15]	AB1	CIF_DATA_15_12[15]				I	2	down	I	CIF_VCC
CIF_VSYNC	AA3	CIF_VSYNC	ts_sync			I	2	down	I	
CIF_HREF	AB2	CIF_HREF				I	2	down	I	
CIF_DATA[2]	AB3	CIF_DATA[2]	hsadc_data0			I	2	down	I	
GPIO3_B[3]	Y5	GPIO3_B[3]	cif_clkout			I/O	4	Down <sup>Ⓢ</sup>	I	
GPIO3_B[4]	AC2	GPIO3_B[4]	cif_data0	hsadc_data8		I/O	2	Down <sup>Ⓢ</sup>	I	
GPIO3_B[5]	AC1	GPIO3_B[5]	cif_data1	hsadc_data9		I/O	2	Down <sup>Ⓢ</sup>	I	
GPIO3_B[6]	AA4	GPIO3_B[6]	cif_data10	i2c3_sda		I/O	2	Up <sup>Ⓢ</sup>	I	
GPIO3_B[7]	AB4	GPIO3_B[7]	cif_data11	i2c3_scl		I/O	2	Up <sup>Ⓢ</sup>	I	
GPIO0_A[0]	AC4	GPIO0_A[0]				I/O	2	Down <sup>Ⓢ</sup>	I	PVCC_3V3

GPIO0_A[1]	Y6	GPIO0_A[1]				I/O	2	Down <sup>®</sup>	I	
GPIO0_A[2]	AA5	GPIO0_A[2]				I/O	2	Down <sup>®</sup>	I	
GPIO0_A[3]	W7	GPIO0_A[3]				I/O	2	Down <sup>®</sup>	I	
GPIO0_A[4]	AA6	GPIO0_A[4]				I/O	2	Up <sup>®</sup>	I	
GPIO0_A[5]	W6	GPIO0_A[5]				I/O	2	Up <sup>®</sup>	I	
GPIO0_A[6]	W11	GPIO0_A[6]				I/O	2	Up <sup>®</sup>	I	
GPIO0_A[7]	AC7	GPIO0_A[7]				I/O	2	Up <sup>®</sup>	I	
CLK32K	AB5	CLK32K				I	2	Down	I	
NPOR	AC5	NPOR				I	2	N/A	I	
GPIO0_B[0]	W8	GPIO0_B[0]				I/O	2	Up <sup>®</sup>	I	
GPIO0_B[1]	AA7	GPIO0_B[1]				I/O	2	Up <sup>®</sup>	I	
GPIO0_B[2]	AB6	GPIO0_B[2]				I/O	2	Up <sup>®</sup>	I	
GPIO0_B[3]	Y8	GPIO0_B[3]				I/O	2	Up <sup>®</sup>	I	
CORE_PWROFF	AB9	CORE_PWROFF				O	2	Down	I	
CPU_PWROFF	AB7	CPU_PWROFF				O	2	Down	I	
XIN24M	AB8	XIN24M				I		N/A	I	
XOUT24M	AC8	XOUT24M				O		N/A	I	
APLL_1V0	V11	1.0V				AP		N/A	NA	PLL Domain
APLL_AVSS	U11	Analog Ground				AG		N/A	NA	
DPLL_1V0	V13	1.0V				AP		N/A	NA	
DPLL_AVSS	U12	Analog Ground				AG		N/A	NA	
C/GPLL_1V0	V14	1.0V				AP		N/A	NA	
C/GPLL_AVSS	U13	Analog Ground				AG		N/A	NA	
OTG_ID	Y17	OTG_ID				A		N/A	NA	USB_OTG
USBVDD_1V0	U14	1.0V				DP		N/A	NA	
OTG_VBUS	AA17	OTG_VBUS				A		N/A	NA	
USBVDD_3V3	U15	3.3V				AP		N/A	NA	
OTG_DP	AC14	OTG_DP				A		N/A	NA	
OTG_DM	AB14	OTG_DM				A		N/A	NA	
OTG_RKELVIN	AB15	OTG_RKELVIN				A		N/A	NA	
USBVDD_1V8	V16	1.8V				AP		N/A	NA	
HOST_DP	AC16	HOST_DP				A		N/A	NA	
HOST_DM	AB16	HOST_DM				A		N/A	NA	
HOST_RKELVIN	AC17	HOST_RKELVIN				A		N/A	NA	
HSIC_DATA	AB18	HSIC_DATA						N/A		
HSIC_VDD12	U16	HSIC_VDD12				AP		N/A	NA	
HSIC_STROBE	AB17	HSIC_STROBE						N/A		
EFUSE_VQPS	Y10	EFUSE_VQPS				AP		N/A	NA	EFUSE
GPIO0_B[4]	AC10	GPIO0_B[4]				I/O	2	Up <sup>®</sup>	I	AP1_VCC
GPIO0_B[5]	AB10	GPIO0_B[5]				I/O	2	Up <sup>®</sup>	I	
GPIO0_B[6]	Y11	GPIO0_B[6]				I/O	2	Up <sup>®</sup>	I	
GPIO0_B[7]	AA11	GPIO0_B[7]				I/O	2	Up <sup>®</sup>	I	

GPIO1_A[4]	AA12	GPIO1_A[4]	uart1_sin	spi0_rxd	I/O	2	Up <sup>®</sup>	I	
GPIO1_A[5]	Y16	GPIO1_A[5]	uart1_sout	spi0_txd	I/O	2	Down <sup>®</sup>	I	
GPIO1_A[6]	AA13	GPIO1_A[6]	uart1_cts_n	spi0_clk	I/O	2	Up <sup>®</sup>	I	
GPIO1_A[7]	AB12	GPIO1_A[7]	uart1_rts_n	spi0_csn0	I/O	2	Up <sup>®</sup>	I	
GPIO1_B[7]	AB11	GPIO1_B[7]	spi0_csn1		I/O	2	Up <sup>®</sup>	I	
GPIO1_D[6]	AC11	GPIO1_D[6]	i2s4_sda		I/O	2	Up <sup>®</sup>	I	
GPIO1_D[7]	AA15	GPIO1_D[7]	i2s4_scl		I/O	2	Up <sup>®</sup>	I	
GPIO1_C[0]	Y13	GPIO1_C[0]	i2s_clk		I/O	4	Down <sup>®</sup>	I	
GPIO1_C[1]	W16	GPIO1_C[1]	i2s_sclk		I/O	2	Down <sup>®</sup>	I	
GPIO1_C[2]	AC19	GPIO1_C[2]	i2s_lrck_rx		I/O	2	Down <sup>®</sup>	I	
GPIO1_C[3]	Y14	GPIO1_C[3]	i2s_lrck_tx		I/O	2	Down <sup>®</sup>	I	
GPIO1_C[4]	AB13	GPIO1_C[4]	i2s_sdi		I/O	2	Down <sup>®</sup>	I	
GPIO1_C[5]	AC13	GPIO1_C[5]	i2s_sdo		I/O	2	Down <sup>®</sup>	I	
FLASH_RDY	W17	FLASH_RDY			I/O	4	Up <sup>®</sup>	I	
FLASH_WP	Y18	FLASH_WP	emmc_pwr_en		O	4	Down <sup>®</sup>	I	
FLASH_RDN	AB19	FLASH_RDN			O	8	Up <sup>®</sup>	O	
FLASH_ALE	U19	FLASH_ALE			O	4	Down <sup>®</sup>	O	
FLASH_CLE	W18	FLASH_CLE			O	4	Down <sup>®</sup>	O	
FLASH_WRN	AA19	FLASH_WRN			O	8	Up <sup>®</sup>	O	
FLASH_CSN	Y19	FLASH_CSN			O	4	Up <sup>®</sup>	O	
GPIO0_D[1]	Y20	GPIO0_D[1]	flash_csn1		I/O	4	Up <sup>®</sup>	I	
GPIO0_D[2]	AA22	GPIO0_D[2]	flash_csn2	emmc_cmd	I/O	4	Up <sup>®</sup>	I	
GPIO0_D[3]	AA20	GPIO0_D[3]	flash_csn3	emmc_rstn_out	I/O	4	Up <sup>®</sup>	I	
GPIO0_D[0]	AB20	GPIO0_D[0]	flash_dqs	emmc_clkout	I/O	8	Down <sup>®</sup>	I	
FLASH_DATA[0]	AC20	FLASH_DATA[0]	emmc_data0		I/O	8	Down <sup>®</sup>	I	
FLASH_DATA[1]	AB21	FLASH_DATA[1]	emmc_data1		I/O	8	Down <sup>®</sup>	I	
FLASH_DATA[2]	AA21	FLASH_DATA[2]	emmc_data2		I/O	8	Down <sup>®</sup>	I	
FLASH_DATA[3]	Y22	FLASH_DATA[3]	emmc_data3		I/O	8	Down <sup>®</sup>	I	
FLASH_DATA[4]	AC22	FLASH_DATA[4]	emmc_data4		I/O	8	Down <sup>®</sup>	I	
FLASH_DATA[5]	Y21	FLASH_DATA[5]	emmc_data5		I/O	8	Down <sup>®</sup>	I	
FLASH_DATA[6]	AC23	FLASH_DATA[6]	emmc_data6		I/O	8	Down <sup>®</sup>	I	
FLASH_DATA[7]	AB22	FLASH_DATA[7]	emmc_data7		I/O	8	Down <sup>®</sup>	I	
GPIO0_C[0]	W22	GPIO0_C[0]	flash_data8		I/O	8	Down <sup>®</sup>	I	
GPIO0_C[1]	W20	GPIO0_C[1]	flash_data9		I/O	8	Down <sup>®</sup>	I	
GPIO0_C[2]	W21	GPIO0_C[2]	flash_data10		I/O	8	Down <sup>®</sup>	I	FLASH_VC C
GPIO0_C[3]	Y23	GPIO0_C[3]	flash_data11		I/O	8	Down <sup>®</sup>	I	
GPIO0_C[4]	AB23	GPIO0_C[4]	flash_data12		I/O	8	Down <sup>®</sup>	I	
GPIO0_C[5]	V21	GPIO0_C[5]	flash_data13		I/O	8	Down <sup>®</sup>	I	
GPIO0_C[6]	V19	GPIO0_C[6]	flash_data14		I/O	8	Down <sup>®</sup>	I	
GPIO0_C[7]	W23	GPIO0_C[7]	flash_data15		I/O	8	Down <sup>®</sup>	I	
GPIO3_A[2]	T19	GPIO3_A[2]	sdmmc0_clkout		I/O	4	Down <sup>®</sup>	I	VCCIO0
GPIO3_A[3]	T18	GPIO3_A[3]	sdmmc0_cmd		I/O	4	Up <sup>®</sup>	I	
GPIO3_A[4]	V20	GPIO3_A[4]	sdmmc0_data0		I/O	4	Up <sup>®</sup>	I	

GPIO3_A[5]	U22	GPIO3_A[5]	sdmmc0_data1			I/O	4	Up <sup>®</sup>	I	
GPIO3_A[6]	V22	GPIO3_A[6]	sdmmc0_data2			I/O	4	Up <sup>®</sup>	I	
GPIO3_A[7]	U20	GPIO3_A[7]	sdmmc0_data3			I/O	4	Up <sup>®</sup>	I	
GPIO0_D[4]	U23	GPIO0_D[4]	spi1_rxd			I/O	2	Down <sup>®</sup>	I	
GPIO0_D[5]	R21	GPIO0_D[5]	spi1_txd			I/O	2	Down <sup>®</sup>	I	
GPIO0_D[6]	T21	GPIO0_D[6]	spi1_clk			I/O	4	Down <sup>®</sup>	I	
GPIO0_D[7]	T20	GPIO0_D[7]	spi1_csn0			I/O	2	Down <sup>®</sup>	I	
GPIO1_B[2]	U21	GPIO1_B[2]	uart3_sin	gps_map		I/O	2	Up <sup>®</sup>	I	
GPIO1_B[3]	T22	GPIO1_B[3]	uart3_sout	gps_sig		I/O	2	Down <sup>®</sup>	I	
GPIO1_B[4]	T23	GPIO1_B[4]	uart3_cts_n	gps_rclk		I/O	2	Up <sup>®</sup>	I	
GPIO1_B[5]	P21	GPIO1_B[5]	uart3_rts_n			I/O	2	Up <sup>®</sup>	I	
GPIO1_B[0]	P20	GPIO1_B[0]	jtag_tdi	jtag_tdi		I/O	2	Up <sup>®</sup>	I	
GPIO1_B[1]	P19	GPIO1_B[1]	jtag_tdo	jtag_tdo		I/O	2	Down <sup>®</sup>	I	
GPIO3_D[4]	R22	GPIO3_D[4]	pwm1	jtag_trstn		I/O	2	Down <sup>®</sup>	I	
GPIO3_D[5]	P22	GPIO3_D[5]	pwm2	jtag_tck	otg_drv_vbus	I/O	2	Up <sup>®</sup>	I	
GPIO3_D[6]	P23	GPIO3_D[6]	pwm3	jtag_tms	host_drv_vbus	I/O	2	Up <sup>®</sup>	I	
GPIO3_D[7]	N22	GPIO3_D[7]				I/O	2	Down <sup>®</sup>	I	
GPIO3_D[3]	N23	GPIO3_D[3]	pwm0			I/O	2	Down <sup>®</sup>	I	
GPIO1_B[6]	N20	GPIO1_B[6]	spdif_tx	spi1_csn1		I/O	2	Down <sup>®</sup>	I	
GPIO3_A[0]	N19	GPIO3_A[0]				I/O	2	Up <sup>®</sup>	I	
GPIO3_A[1]	N21	GPIO3_A[1]				I/O	2	Down <sup>®</sup>	I	
GPIO3_B[0]	M21	GPIO3_B[0]				I/O	2	Up <sup>®</sup>	I	
GPIO3_B[1]	M22	GPIO3_B[1]				I/O	2	Down <sup>®</sup>	I	
GPIO1_A[0]	L20	GPIO1_A[0]	uart0_sin			I/O	2	Up <sup>®</sup>	I	
GPIO1_A[1]	L19	GPIO1_A[1]	uart0_sout			I/O	2	Down <sup>®</sup>	I	
GPIO1_A[2]	L21	GPIO1_A[2]	uart_cts_n			I/O	2	Up <sup>®</sup>	I	
GPIO1_A[3]	L23	GPIO1_A[3]	uart0_rts_n			I/O	2	Up <sup>®</sup>	I	
GPIO3_C[0]	L22	GPIO3_C[0]	sdmmc1_cmd	rmiitx_en		I/O	4	Up <sup>®</sup>	I	
GPIO3_C[1]	K22	GPIO3_C[1]	sdmmc1_data0	rmii_txd1		I/O	4	Up <sup>®</sup>	I	
GPIO3_C[2]	K23	GPIO3_C[2]	sdmmc1_data1	rmii_rxd0		I/O	4	Up <sup>®</sup>	I	
GPIO3_C[4]	K20	GPIO3_C[4]	sdmmc1_data3	rmii_rxd1		I/O	4	Up <sup>®</sup>	I	
GPIO3_C[5]	K21	GPIO3_C[5]	sdmmc1_clkout	rmii_clkout	rmii_clkin	I/O	4	Down <sup>®</sup>	I	
GPIO3_C[6]	J21	GPIO3_C[6]	sdmmc1_detect_n	rmii_rx_err		I/O	2	Down <sup>®</sup>	I	
GPIO3_C[7]	J22	GPIO3_C[7]	sdmmc1_write_prt	rmii_crs_dvalid		I/O	2	Down <sup>®</sup>	I	
GPIO3_D[0]	G23	GPIO3_D[0]	sdmmc1_pwr_en	mii_md		I/O	2	Down <sup>®</sup>	I	AP0_VCC
GPIO3_D[1]	H22	GPIO3_D[1]	sdmmc1_backend_pwr	mii_mdclk		I/O	2	Down <sup>®</sup>	I	
GPIO3_D[2]	H23	GPIO3_D[2]	sdmmc1_int_n			I/O	2	Down <sup>®</sup>	I	
GPIO3_C[3]	K19	GPIO3_C[3]				I/O	4	Up <sup>®</sup>	I	
ADCVDD_1V8	K18	1.8V				P		N/A	NA	ADCVDD_1V8
SARADC_AIN[2]	H19	SARADC_AIN[2]	sdmmc0_cmd			A		N/A	NA	
SARADC_AIN[1]	H20	SARADC_AIN[1]				A		N/A	NA	
SARADC_AIN[0]	H21	SARADC_AIN[0]				A		N/A	NA	

GPIO1_D[0]	G22	GPIO1_D[0]	I2c0_sda		I/O	2	Up <sup>®</sup>	I	VCCIO1
GPIO1_D[1]	G21	GPIO1_D[1]	I2c0_scl		I/O	2	Up <sup>®</sup>	I	
GPIO1_D[2]	G20	GPIO1_D[2]	I2c1_sda		I/O	2	Up <sup>®</sup>	I	
GPIO1_D[3]	G19	GPIO1_D[3]	I2c1_scl		I/O	2	Up <sup>®</sup>	I	
GPIO1_D[4]	F21	GPIO1_D[4]	I2c2_sda		I/O	2	Up <sup>®</sup>	I	
GPIO1_D[5]	E20	GPIO1_D[5]	I2c2_scl		I/O	2	Up <sup>®</sup>	I	
GPIO2_D[7]	F22	GPIO2_D[7]	test_clock_out		I/O	8	Down <sup>®</sup>	I	
GPIO3_B[2]	F20	GPIO3_B[2]			I/O	2	Down <sup>®</sup>	I	
JTAGSEL	F19	JTAGSEL			I/O	2	down	I	
DDR_DQ[7]	E23	DDR_DQ[7]			I/O		N/A	I	
DDR_DQ[6]	D23	DDR_DQ[6]			I/O		N/A	I	
DDR_DQ[5]	B23	DDR_DQ[5]			I/O		N/A	I	
DDR_DQ[4]	A23	DDR_DQ[4]			I/O		N/A	I	
DDR_DQS[0]	B22	DDR_DQS[0]			I/O		N/A	I	
DDR_DQS_B[0]	A22	DDR_DQS_B[0]			I/O		N/A	I	
DDR_DQ[3]	D22	DDR_DQ[3]			I/O		N/A	I	
DDR_DQ[2]	C22	DDR_DQ[2]			I/O		N/A	I	
DDR_DQ[1]	D21	DDR_DQ[1]			I/O		N/A	I	
DDR_DQ[0]	E22	DDR_DQ[0]			I/O		N/A	I	
DDR_DM[0]	D20	DDR_DM[0]			I/O		N/A	I	
DDR_VREF	G13	DDR_VREF			P		N/A	NA	
DDR_DQ[23]	B21	DDR_DQ[23]			I/O		N/A	I	
DDR_DQ[22]	B20	DDR_DQ[22]			I/O		N/A	I	
DDR_DQ[21]	B18	DDR_DQ[21]			I/O		N/A	I	
DDR_DQ[20]	C19	DDR_DQ[20]			I/O		N/A	I	
DDR_DQS[2]	B19	DDR_DQS[2]			I/O		N/A	I	
DDR_DQS_B[2]	A19	DDR_DQS_B[2]			I/O		N/A	I	
DDR_DQ[19]	A20	DDR_DQ[19]			I/O		N/A	I	
DDR_DQ[18]	A17	DDR_DQ[18]			I/O		N/A	I	
DDR_DQ[17]	B17	DDR_DQ[17]			I/O		N/A	I	
DDR_DQ[16]	C18	DDR_DQ[16]			I/O		N/A	I	
DDR_DM[2]	C20	DDR_DM[2]			I/O		N/A	I	
DDR_PZQ	G15	DDR_PZQ			I/O		N/A	I	
DDR_ODT[1]	C17	DDR_ODT[1]			O		N/A	O	
DDR_ODT[0]	D17	DDR_ODT[0]			O		N/A	O	
DDR_ADDR[15]	A16	DDR_ADDR[15]			O		N/A	O	
DDR_ADDR[14]	B16	DDR_ADDR[14]			O		N/A	O	
DDR_ADDR[13]	C16	DDR_ADDR[13]			O		N/A	O	
DDR_ADDR[12]	D18	DDR_ADDR[12]			O		N/A	O	
DDR_ADDR[11]	B15	DDR_ADDR[11]			O		N/A	O	
DDR_ADDR[10]	C15	DDR_ADDR[10]			O		N/A	O	
DDR_ADDR[9]	E14	DDR_ADDR[9]			O		N/A	O	
DDR_ADDR[8]	D14	DDR_ADDR[8]			O		N/A	O	

DDR_ADDR[7]	C14	DDR_ADDR[7]				O		N/A	O
DDR_ADDR[6]	B14	DDR_ADDR[6]				O		N/A	O
DDR_ADDR[5]	A14	DDR_ADDR[5]				O		N/A	O
DDR_CK	B13	DDR_CK				O		N/A	O
DDR_CK_N	A13	DDR_CK_N				O		N/A	O
DDR_ADDR[4]	C13	DDR_ADDR[4]				O		N/A	O
DDR_ADDR[3]	E13	DDR_ADDR[3]				O		N/A	O
DDR_ADDR[2]	B12	DDR_ADDR[2]				O		N/A	O
DDR_ADDR[1]	C12	DDR_ADDR[1]				O		N/A	O
DDR_ADDR[0]	A11	DDR_ADDR[0]				O		N/A	O
DDR_BA[2]	B11	DDR_BA[2]				O		N/A	O
DDR_BA[1]	C11	DDR_BA[1]				O		N/A	O
DDR_BA[0]	D11	DDR_BA[0]				O		N/A	O
DDR_RASN	A10	DDR_RASN				O		N/A	O
DDR_CASN	B10	DDR_CASN				O		N/A	O
DDR_WEN	C10	DDR_WEN				O		N/A	O
DDR_CSN[1]	B9	DDR_CSN[1]				O		N/A	O
DDR_CSN[0]	A8	DDR_CSN[0]				O		N/A	O
DDR_CKE1	B8	DDR_CKE1				O		N/A	O
DDR_CKE0	C9	DDR_CKE0				O		N/A	O
DDR_RESET	E11	DDR_RESET				O		N/A	O
DDR_ISO_VREF	G12	DDR_ISO_VREF				P		N/A	NA
DDR_DQ[15]	C8	DDR_DQ[15]				I/O		N/A	I
DDR_DQ[14]	D8	DDR_DQ[14]				I/O		N/A	I
DDR_DQ[13]	E8	DDR_DQ[13]				I/O		N/A	I
DDR_DQ[12]	C7	DDR_DQ[12]				I/O		N/A	I
DDR_DQS[1]	B7	DDR_DQS[1]				I/O		N/A	I
DDR_DQS_B[1]	A7	DDR_DQS_B[1]				I/O		N/A	I
DDR_DQ[11]	E7	DDR_DQ[11]				I/O		N/A	I
DDR_DQ[10]	B6	DDR_DQ[10]				I/O		N/A	I
DDR_DQ[9]	C6	DDR_DQ[9]				I/O		N/A	I
DDR_DQ[8]	D6	DDR_DQ[8]				I/O		N/A	I
DDR_DM[1]	E6	DDR_DM[1]				I/O		N/A	I
DDR_DQ[31]	A5	DDR_DQ[31]				I/O		N/A	I
DDR_DQ[30]	B5	DDR_DQ[30]				I/O		N/A	I
DDR_DQ[29]	C5	DDR_DQ[29]				I/O		N/A	I
DDR_DQ[28]	D5	DDR_DQ[28]				I/O		N/A	I
DDR_DQS[3]	B4	DDR_DQS[3]				I/O		N/A	I
DDR_DQS_B[3]	A4	DDR_DQS_B[3]				I/O		N/A	I
DDR_DQ[27]	C4	DDR_DQ[27]				I/O		N/A	I
DDR_DQ[26]	C3	DDR_DQ[26]				I/O		N/A	I
DDR_DQ[25]	B3	DDR_DQ[25]				I/O		N/A	I
DDR_DQ[24]	B2	DDR_DQ[24]				I/O		N/A	I

DDR_DM[3]	A2	DDR_DM[3]				I/O		N/A	I	
LCDC0_HSYNC	A1	LCDC0_HSYNC				O	8	N/A	O	LCDC0_VC C0
LCDC0_VSYNC	B1	LCDC0_VSYNC				O	8	N/A	O	
LCDC0_DCLK	D2	LCDC0_DCLK				O	12	N/A	O	
LCDC0_DEN	D3	LCDC0_DEN				O	8	N/A	O	
LCDC0_DATA[0]	D1	LCDC0_DATA[0]				O	8	N/A	O	
LCDC0_DATA[1]	E1	LCDC0_DATA[1]				O	8	N/A	O	
LCDC0_DATA[2]	E2	LCDC0_DATA[2]				O	8	N/A	O	
LCDC0_DATA[3]	E3	LCDC0_DATA[3]				O	8	N/A	O	
LCDC0_DATA[4]	E4	LCDC0_DATA[4]				O	8	N/A	O	
LCDC0_DATA[5]	G6	LCDC0_DATA[5]				O	8	N/A	O	
LCDC0_DATA[6]	F5	LCDC0_DATA[6]				O	8	N/A	O	

**Notes :**

- ①: **Pad types : I = input , O = output , I/O = input/output (bidirectional) ,  
AP = Analog Power , AG = Analog Ground  
DP = Digital Power , DG = Digital Ground  
A = Analog**
- ②: **Output Drive strength is configurable, it's the suggested value in this table. Unit is mA , only Digital IO have drive value**
- ③: **Reset state: I = input without any pull resistor      O = output**
- ④: **It is die location. For examples, "Left side" means that all the related IOs are always in left side of die**
- ⑤: **Power supply means that all the related IOs are in this IO power domain. If multiple powers are included, they are connected together in one IO power ring**
- ⑥: **The pull up/pull down is configurable.**

1.3.3 IO pin name descriptions

This sub-chapter will focus on the detailed function description of every pins based on different interface.

Table 13 RK3188 IO function description list

Interface	Pin Name	Direction	Description
Misc	XIN24M	I	Clock input of 24MHz crystal
	XOUT24M	O	Clock output of 24MHz crystal
	CLK32K	I	Clock input of 32.768KHz
	CPU_PWROFF	O	Request signal to external PMIC for power down CPU subsystem with dual-core Cortex-A9
	CORE_PWROFF	O	Request signal to external PMIC for SoC Core logic w/o Cortex-A9 subsystem and PMU logic

	NPOR	I	Power on reset for chip
--	------	---	-------------------------

Interface	Pin Name	Direction	Description
Debug	JTAG_SEL	I	JTAG function select input
	TRST_N	I	JTAG interface reset input
	TCK	I	JTAG interface clock input/SWD interface clock input
	TDI	I	JTAG interface TDI input
	TMS	I/O	JTAG interface TMS input/SWD interface data out
	TDO	O	JTAG interface TDO output

Interface	Pin Name	Direction	Description
ETM Trace	trace_clk	O	Cortex-A9 ETM trace port clk
	trace_ctl	O	Cortex-A9 ETM trace port control
	trace_data(/i=0~15)	O	Cortex-A9 ETM trace port data

Interface	Pin Name	Direction	Description
SD/MMC Host Controller	sdmmc_clkout	O	sdmmc card clock.
	sdmmc_cmd	I/O	sdmmc card command output and reponse input.
	sdmmc_data/ (/i=0~3)	I/O	sdmmc card data input and output.
	sdmmc_detect_n	I	sdmmc card detect signal, a 0 represents presence of card.
	sdmmc_write_prt	I	sdmmc card write protect signal, a 1 represents write is protected.
	sdmmc_rstn_out	O	sdmmc card reset signal
	sdmmc_pwr_en	O	sdmmc card power-enable control signal

Interface	Pin Name	Direction	Description
SDIO Host Controller	sdio_clkout	O	sdio card clock.
	sdio_cmd	I/O	sdio card command output and reponse input.
	sdio_data/ (/i=0~3)	I/O	sdio card data input and output.
	sdio_detect_n	I	sdio card detect signal, a 0 represents presence of card.
	sdio_write_prt	I	sdio card write protect signal, a 1 represents write is protected.
	sdio_pwr_en	O	sdio card power-enable control signal
	sdio_int_n	O	sdio card interrupt indication

	sdio_backend	O	the back-end power supply for embedded device
--	--------------	---	---

Interface	Pin Name	Direction	Description
eMMC Interface	emmc_clkout	O	emmc card clock.
	emmc_cmd	I/O	emmc card command output and reponse input.
	emmc_data/ ( <i>i</i> =0~7)	I/O	emmc card data input and output.
	emmc_pwr_en	O	emmc card power-enable control signal
	emmc_rstn_out	O	emmc card reset signal

Interface	Pin Name	Direction	Description
DMC	CK	O	Active-high clock signal to the memory device.
	CK_B	O	Active-low clock signal to the memory device.
	CKE/ <i>i</i> (=0,1)	O	Active-high clock enable signal to the memory device for two chip select.
	CS_B/ <i>i</i> (=0,1)	O	Active-low chip select signal to the memory device. AThere are two chip select.
	RAS_B	O	Active-low row address strobe to the memory device.
	CAS_B	O	Active-low column address strobe to the memory device.
	WE_B	O	Active-low write enable strobe to the memory device.
	BA[2:0]	O	Bank address signal to the memory device.
	A[15:0]	O	Address signal to the memory device.
	DQ[31:0]	I/O	Bidirectional data line to the memory device.
	DQS[3:0]	I/O	Active-high bidirectional data strobes to the memory device.
	DQS_B[3:0]	I/O	Active-low bidirectional data strobes to the memory device.
	DM[3:0]	O	Active-low data mask signal to the memory device.
	ODT/ <i>i</i> (=0,1)	O	On-Die Termination output signal for two chip select.
	RET_EN	I	Active-low retention latch enable input
	RESET	O	DDR3 reset signal to the memory device
	VREF/ <i>i</i> (=0,1,2,3)	I/O	Reference Voltage input for three regions of DDR IO
ZQ_PIN	I/O	ZQ calibration pad which connects 240ohm±1% resistor	

Interface	Pin Name	Direction	Description
SMC	smc_oe_n	O	SMC output enable signal.
	smc_bls_n <i>i</i> ( <i>i</i> =0,1)	O	SMC byte lane strobe signal for two bytes.
	smc_we_n	O	SMC write enable signal.
	smc_csn <i>i</i> ( <i>i</i> =0,1)	O	SMC chip enable signal.
	smc_adv_n	O	SMC address valid signal in shared mode
	smc_addr <i>i</i> ( <i>i</i> =0~7)	O	SMC address signal.
	smc_data <i>i</i> ( <i>i</i> =0~15)	I/O	SMC directional data line to memory device.

Interface	Pin Name	Direction	Description
NandC	FLASH_WP	O	Flash write-protected signal
	FLASH_ALE	O	Flash address latch enable signal
	FLASH_CLE	O	Flash command latch enable signal
	FLASH_WRN	O	Flash write enable and clock signal
	FLASH_RDN	O	Flash read enable and write/read signal
	FLASH_DATA[ <i>j</i> ]( <i>i</i> =0~7)	I/O	Low 8bits of flash data inputs/outputs signal
	flash_data[ <i>i</i> ]( <i>i</i> =8~15)	I/O	High 8bits of flash data inputs/outputs signal
	flash_dqs	I/O	Flash data strobe signal
	FLASH_RDY	I	Flash ready/busy signal
	FLASH0_CSN	O	Flash chip enable signal for chip 0
flash_csn[ <i>i</i> ]( <i>i</i> =1~3)	O	Flash chip enable signal for chip <i>i</i> , <i>i</i> =1~3	

Interface	Pin Name	Direction	Description
HSADC Interface	hsadc_clkout	O	hsadc/tsi/gps reference clock
	hsadc_data[ <i>i</i> ]( <i>i</i> =0~9)	I	hsadc( <i>i</i> =0~9)/tsi( <i>i</i> =0~7)/gps data( <i>i</i> =0,1)
	ts_sync	I	ts synchronizer signal

Interface	Pin Name	Direction	Description
I2S/PCM Controller (2 channel)	i2s_clk	O	I2S/PCM1 clock source
	i2s_sclk	I/O	I2S/PCM1 serial clock
	i2s_lrck_rx	I/O	I2S/PCM1 left & right channel signal for receiving serial data, synchronous left & right channel in I2S mode and the beginning of a group of left & right channels in PCM mode
	i2s_sdi	I	I2S/PCM1 serial data input
	i2s_sdo	O	I2S/PCM1 serial data output
	i2s_lrck_tx	I/O	I2S/PCM1 left & right channel signal for transmitting serial data, synchronous left & right channel in I2S mode and the beginning of a group of left & right channels in PCM mode

Interface	Pin Name	Direction	Description
-----------	----------	-----------	-------------

SPDIF transmitter	spdif_tx	O	spdif biphase data output
-------------------	----------	---	---------------------------

Interface	Pin Name	Direction	Description
SPI Controller	spi <sub>x</sub> _clk( <i>x=0,1</i> )	I/O	spi serial clock
	spi <sub>x</sub> _csn <sub>y</sub> ( <i>x=0,1</i> )( <i>y=0,1</i> )	I/O	spi chip select signal, low active
	spi <sub>x</sub> _txd( <i>x=0,1</i> )	O	spi serial data output
	spi <sub>x</sub> _rxd( <i>x=0,1</i> )	I	spi serial data input

Interface	Pin Name	Direction	Description
LCDC0	LCDC0_DCLK	O	LCDC0 RGB interface display clock out, MCU i80 interface RS signal
	LCDC0_VSYNC	O	LCDC0 RGB interface vertical sync pulse, MCU i80 interface CSN signal
	LCDC0_HSYNC	O	LCDC0 RGB interface horizontal sync pulse, MCU i80 interface WEN signal
	LCDC0_DEN	O	LCDC0 RGB interface data enable, MCU i80 interface REN signal
	LCDC0_DATA[23:0]	I/O	LCDC0 data output/input

Interface	Pin Name	Direction	Description
LCDC1	lcdc1_dclk	O	LCDC1 RGB interface display clock out, MCU i80 interface RS signal
	lcdc1_vsync	O	LCDC1 RGB interface vertical sync pulse, MCU i80 interface CSN signal
	lcdc1_hsync	O	LCDC1 RGB interface horizontal sync pulse, MCU i80 interface WEN signal
	lcdc1_den	O	LCDC1 RGB interface data enable, MCU i80 interface REN signal
	lcdc1_data[23:0]	I/O	LCDC1 data output/input

Interface	Pin Name	Direction	Description
Camera IF	CIF_CLKIN	I	Camera0 interface input pixel clock
	cif_clkout	O	Camera0 interface output work clock
	CIF_VSYNC	I	Camera0 interface vertical sync signal
	CIF_HREF	I	Camera0 interface horizontal sync signal
	cif_data[1:0]	I	Camera0 interface low 2-bit input pixel data
	CIF_DATAIN[9:2]	I	Camera0 interface middle low 8-bit input pixel data

	cif_data[11:10]	I	Camera0 interface middle high 2-bit input pixel data
	CIF_DATA_15_12 [15:12]	I	Camera0 interface high 4-bit input pixel data

Interface	Pin Name	Direction	Description
RMII	rmii_clkout	O	RMII REC_CLK output
	rmii_clkin	I	RMII REF_CLK input
	rmii_tx_en	O	rmii transfer enable
	rmii_txd1	O	rmii transfer data
	rmii_txd0	O	rmii transfer data
	rmii_rx_err	I	rmii receive error
	rmii_crs_dvalid	I	rmii carrier sense / receive data valid input
	rmii_rxd1	I	rmii receive data
	rmii_rxd0	I	rmii receive data
	mii_md	I/O	mii management interface data
	mii_mdclk	O	mii management interface clock

Interface	Pin Name	Direction	Description
PWM	pwm3	O	Pulse Width Modulation output
	pwm2	O	Pulse Width Modulation output
	pwm1	O	Pulse Width Modulation output
	pwm0	O	Pulse Width Modulation output

Interface	Pin Name	Direction	Description
GPS	gps_rfclk	I	GPS reference clock
	gps_sig	I	GPS SIG input
	gps_mag	I	GPS MAG input

Interface	Pin Name	Direction	Description
I2C	i2c0_sda	I/O	I2C0 data
	i2c0_scl	I/O	I2C0 clock
	i2c1_sda	I/O	I2C1 data
	i2c1_scl	I/O	I2C1 clock
	i2c2_sda	I/O	I2C2 data
	i2c2_scl	I/O	I2C2 clock
	i2c3_sda	I/O	I2C3 data
	i2c3_scl	I/O	I2C3 clock
	i2c4_sda	I/O	I2C4 data
	i2c4_scl	I/O	I2C4 clock

Interface	Pin Name	Direction	Description
UART	uart0_sin	I	UART0 searial data input
	uart0_sout	O	UART0 searial data output
	uart0_cts_n	I	UART0 clear to send
	uart0_rts_n	O	UART0 request to send
	uart1_sin	I	UART1 searial data input
	uart1_sout	O	UART1 searial data output
	uart1_cts_n	O	UART1 clear to send
	uart1_rts_n	I	UART1 request to send
	uart2_sin	I	UART2 searial data input
	uart2_sout	O	UART2 searial data output
	uart3_sin	I	UART3 searial data input
	uart3_sout	O	UART3 searial data output
	uart3_cts_n	I	UART3 clear to send
	uart3_rts_n	O	UART3 request to send

Interface	Pin Name	Direction	Description
USB OTG 2.0	OTG_DM	N/A	USB OTG 2.0 Data signal DM
	OTG_RKELVIN	N/A	USB OTG 2.0 Transmitter Kelvin Connection to Resistor Tune Pin
	OTG_DP	N/A	USB OTG 2.0 Data signal DP
	OTG_VBUS	N/A	USB OTG 2.0 5-V power supply pin
	otg_drv_vbus	O	USB OTG 2.0 drive VBUS

Interface	Pin Name	Direction	Description
USB Host 2.0	HOST_DM	N/A	USB HOST 2.0 Data signal DM
	HOST_RKELVIN	N/A	USB HOST 2.0 Transmitter Kelvin Connection to Resistor Tune Pin
	HOST_DP	N/A	USB HOST 2.0 Data signal DP
	HOST_VBUS	N/A	USB HOST 2.0 5-V power supply pin
	host_drv_vbus	O	USB HOST 2.0 drive VBUS

Interface	Pin Name	Direction	Description
HSIC	HSIC_DATA	N/A	HSIC DATA signal
	HSIC_STROBE	N/A	HSIC STROBE signal

Interface	Pin Name	Direction	Description
-----------	----------	-----------	-------------




SAR-ADC	SARADC_AIN[i] (i=0~2)	N/A	SAR-ADC input signal for 3 channel
---------	--------------------------	-----	------------------------------------

Interface	Pin Name	Direction	Description
eFuse	EFUSE_VDDQ	N/A	eFuse program and sense power

### 1.3.4 RK3188 IO Type

The following list shows IO type except DDR IO and all of Power/Ground IO .

Table 14 RK3188 IO Type List

Type	Diagram	Description	Pin Name
A		Analog IO Cell with IO voltage	EFUSE_VQPS
B		Dedicated Power supply to Internal Macro with IO voltage	SARADC_AIN[2:0]
C		Crystal Oscillator with high enable	XIN24M/XOUT24M
D		Tri-state output pad with input, which pullup/pulldown, slew rate and drive strength is configurable	Part of digital GPIO

## 1.4 Package information

RK3188 package is TFBGA453LD  
(body: 19mm x 19mm ; ball size : 0.4mm ; ball pitch : 0.8mm)

1.4.1 Dimension




Fig. 12RK3188 TFBGA453 Package Top View




Fig. 13RK3188 TFBGA453 Package Side View




Fig. 14 RK3188 TFBGA453 Package Bottom View

Symbol	Dimension in mm			Dimension in inch		
	MIN	NOM	MAX	MIN	NOM	MAX
A	---	---	1.40	---	---	0.055
A1	0.25	0.30	0.35	0.010	0.012	0.014
A2	0.91	0.96	1.01	0.036	0.038	0.040
b	0.35	0.40	0.45	0.014	0.016	0.018
c	0.22	0.26	0.30	0.009	0.010	0.012
D	18.90	19.00	19.10	0.744	0.748	0.752
E	18.90	19.00	19.10	0.744	0.748	0.752
D1	---	17.60	---	---	0.693	---
E1	---	17.60	---	---	0.693	---
e	---	0.80	---	---	0.031	---
aaa	0.15			0.006		
bbb	0.20			0.008		
ddd	0.15			0.006		
eee	0.15			0.006		
fff	0.08			0.003		
MD/ME	23/23			23/23		

Fig. 15 RK3188 TFBGA453 Package Dimension

1.4.2 Ball Map

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	
A	LCD0_HSY	MDM3		MDQ_S_B3	MDQ3_1		MDQ_S_B1	MCSN_0		MRA_SN	MA0		MCK_N	MA5		MA15	MDQ1_8		MDQ_S_B2	MDQ1_9		MDQ_S_B0	MDQ4	A
B	LCD0_VSY	MDQ2_4	MDQ2_5	MDQ_S_3	MDQ3_0	MDQ1_0	MDQ_S_1	MCKE_1	MCSN_1	MCA_SN	MBA2	MA2	MCK	MA6	MA11	MA14	MDQ1_7	MDQ2_1	MDQ_S_2	MDQ2_2	MDQ2_3	MDQ_S_0	MDQ5	B
C		VSS	MDQ2_6	MDQ2_7	MDQ2_9	MDQ9	MDQ1_2	MDQ1_5	MCKE_0	MWE_N	MBA1	MA1	MA4	MA7	MA10	MA13	MDT1_1	MDQ1_6	MDQ2_0	MDM2	VSS	MDQ2		C
D	LCD0_D0	LCD0_DCL	LCD0_DEN	VSS	MDQ2_8	MDQ8	VSS	MDQ1_4		VSS	MBA0		VSS	MA8		VSS	MDT1_0	MA12	VSS	MDM0	MDQ1	MDQ3	MDQ6	D
E	LCD0_D1	LCD0_D2	LCD0_D3	LCD0_D4		MDM1	MDQ1_1	MDQ1_3		MRET_EN	MRES_ET		MA3	MA9		MT_A_TO	MT_D_TO1	MT_D_TO0		GPIO_1_D5/	VSS	MDQ0	MDQ7	E
F		LCD0_D9	LCD0_D8	LCD0_D7	LCD0_D6		MVD_D	MVD_D		MVD_D	MVD_D		MVD_D	MVD_D		MVD_D	MVD_D		JTAG_SEL	GPIO_3_B2	GPIO_1_D4/	GPIO_2_D7		F
G	LCD0_D14	LCD0_D13	LCD0_D12	LCD0_D11	LCD0_D10	LCD0_D5	CVDD_1V0	VSS	CVDD_1V0	MVRE_DAO	MVRE_FAO		MVRE_F	VSS	MPZQ	CVDD_1V0		CVDD_1V0	VCCI_D3/	ADC_1_D2/	ADC_1_D1/	ADC_1_D0/	GPIO_3_D0/	G
H	LCD0_D20	LCD0_D19	LCD0_D18	LCD0_D17	LCD0_D16	LCD0_D15	CVDD_1V0	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	CVDD_1V0	VCCI_O1	ADC_IN2	ADC_IN1	ADC_IN0	GPIO_3_D1/	GPIO_3_D2/	H
J		LCD0_D23	LCD0_D22				CVDD_VCC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	CVDD_1V0				GPIO_3_C6/	GPIO_3_C7/		J
K	LCD0_D21	GPIO_2_A5/	GPIO_2_A4/	GPIO_2_A3/	GPIO_2_A1/	GPIO_2_A0/	VCC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VCCI_O0	VDD	ADC_3_C3/	ADC_3_C4/	ADC_3_C5/	ADC_3_C1/	ADC_3_C2/	K
L	GPIO_2_B3/	GPIO_2_B2/	GPIO_2_B1/	GPIO_2_A2/	GPIO_2_A7/	GPIO_2_A6/	VCC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	CVDD_1V0	CVDD_1V0	GPIO_1_A1/	GPIO_1_A0/	GPIO_1_A2/	GPIO_3_C0/	GPIO_1_A3/	L
M		GPIO_2_B4/	GPIO_2_B0/				CIF_VCC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	CVDD_1V0				GPIO_3_B0/	GPIO_3_B1/		M
N	GPIO_2_C1/	GPIO_2_C0/	GPIO_2_B7/	GPIO_2_B5/	AVD_D	AVD_D	CVDD_1V0	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	FLASH_VC	GPIO_3_A0/	GPIO_1_B6/	GPIO_3_A1/	GPIO_3_D7	GPIO_3_D3/	N
P	GPIO_2_C2/	GPIO_2_C3/	GPIO_2_C4/	GPIO_2_B6/	AVD_D	AVD_D	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	CVDD_1V0	GPIO_1_B1/	GPIO_1_B0/	GPIO_1_B5/	GPIO_3_D5/	GPIO_3_D6/	P
R		GPIO_2_C6/	GPIO_2_C5/				VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	CVDD_1V0				GPIO_0_D5/	GPIO_3_D4/		R
T	GPIO_2_D0/	GPIO_2_D1/	GPIO_2_D2/	GPIO_2_C7/	AVD_D	AVD_D	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	CVDD_1V0	GPIO_3_A3/	GPIO_3_A2/	GPIO_0_D7/	GPIO_0_D6/	GPIO_1_B3/	GPIO_1_B4/	T
U	GPIO_2_D3/	GPIO_2_D4/	GPIO_2_D5/	GPIO_2_D6/	AVD_D	AVD_D		AVD_D	AVD_D	AVD_D	APLL_AVS	DPLL_AVS	C/GP_LL_A	USBD_VDD	USBV_DD_3	HSIC_VDD1		API_VCC	FLASH_H_AL	GPIO_3_A7/	GPIO_1_B2/	GPIO_3_A5/	GPIO_0_D4/	U
V		CIF_LK/IT	VSS	CIF_D_6/TS	AVD_D	AVD_D		AVD_D	AVD_D	AVD_D	APLL_1V0		DPLL_C/GP_LL_1		USBV_DD_1		APO_VCC	GPIO_0_C6/	GPIO_3_A4/	GPIO_0_C5/	GPIO_3_A6/			V
W	CIF_D_3/TS	CIF_D_4/TS	CIF_D_5/TS	CIF_D_9/TS	GPIO_0_A5	GPIO_0_A3	GPIO_0_B0		AVD_GPI	AVD_CO	GPIO_0_A6		PVCC_3V3	PVCC_1V0		GPIO_1_C1/	FLASH_H_RD	FLASH_H_CL		GPIO_0_C1/	GPIO_0_C2/	GPIO_0_C0/	GPIO_0_C7/	W
Y	CIF_D_12	CIF_D_13	CIF_D_7/TS	CIF_D_8/TS	CIF_C_LK/O	GPIO_0_A1	TEST	GPIO_0_B3	GPIO_0_B2	EFUS_E	GPIO_0_B6	GPIO_1_C0/	GPIO_1_C3/	GPIO_VSS	GPIO_VSS	GPIO_VSS	OTG_ID	FLASH_H_WP	FLASH_H_CS	GPIO_0_D1/	GPIO_0_D5/	GPIO_0_D3/	GPIO_0_C3/	Y
AA		CIF_D_14	CIF_V_SYNC	CIF_D_10/2	GPIO_0_A2	GPIO_0_A4	GPIO_0_B1	VSS	DDRIO_P	DDRIO_RE	GPIO_0_B7	GPIO_1_A4/	GPIO_1_A6/	GPIO_VSS	GPIO_VSS	GPIO_VSS	OTG_VBUS	VSS	FLASH_H_W	GPIO_0_D3/	GPIO_0_D2/			AA
AB	CIF_D_15	CIF_H_REF	CIF_D_2/TS	CIF_D_11/2	CLK3_2K_IN	GPIO_PWR	CPU_XIN24M	GPIO_PWR	CORE_PWR	GPIO_0_B5	GPIO_1_B7/	GPIO_1_A7/	GPIO_1_C4/	OTG_DM	OTG_RKEL	HOST_DM	HOST_STRO	HSIC_DATA	FLASH_H_RD	GPIO_0_D0/	GPIO_0_D1/	GPIO_0_D7/	GPIO_0_C4/	AB
AC	CIF_D_1/TS	CIF_D_REF		GPIO_0_A0	NPOR		GPIO_XOUT		GPIO_0_A7	GPIO_0_B4	GPIO_1_D6/	GPIO_C5/1	GPIO_OTG_DP		HOST_DP	HOST_RKE	HOST		GPIO_1_C2/	FLASH_H_D0/		FLASH_H_D4/	FLASH_H_D6/	AC
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	

Fig. 16RK3188 Ball Mapping Diagram

1.4.3 Ball Pin Number Order

Table 15RK3188 Ball Pin Number Order Information

A1	LCD0_HSYNC	B1	LCD0_VSYNC
A2	MDM3	B2	MDQ24
A3	NC	B3	MDQ25
A4	MDQS_B3	B4	MDQS_3
A5	MDQ31	B5	MDQ30
A6	NC	B6	MDQ10
A7	MDQS_B1	B7	MDQS_1
A8	MCSN0	B8	MCKE1
A9	NC	B9	MCSN1
A10	MRASN	B10	MCASN
A11	MA0	B11	MBA2

A12	NC	B12	MA2
A13	MCK_N	B13	MCK
A14	MA5	B14	MA6
A15	NC	B15	MA11
A16	MA15	B16	MA14
A17	MDQ18	B17	MDQ17
A18	NC	B18	MDQ21
A19	MDQS_B2	B19	MDQS_2
A20	MDQ19	B20	MDQ22
A21	NC	B21	MDQ23
A22	MDQS_B0	B22	MDQS_0
A23	MDQ4	B23	MDQ5
C1	NC	D1	LCD0_D0
C2	VSS	D2	LCD0_DCLK
C3	MDQ26	D3	LCD0_DEN
C4	MDQ27	D4	VSS
C5	MDQ29	D5	MDQ28
C6	MDQ9	D6	MDQ8
C7	MDQ12	D7	VSS
C8	MDQ15	D8	MDQ14
C9	MCKE0	D9	NC
C10	MWEN	D10	VSS
C11	MBA1	D11	MBA0
C12	MA1	D12	NC
C13	MA4	D13	VSS
C14	MA7	D14	MA8
C15	MA10	D15	NC
C16	MA13	D16	VSS
C17	MODT1	D17	MODT0
C18	MDQ16	D18	MA12
C19	MDQ20	D19	VSS
C20	MDM2	D20	MDM0
C21	VSS	D21	MDQ1

C22	MDQ2	D22	MDQ3
C23	NC	D23	MDQ6
E1	LCD0_D1	F1	NC
E2	LCD0_D2	F2	LCD0_D9
E3	LCD0_D3	F3	LCD0_D8
E4	LCD0_D4	F4	LCD0_D7
E5	NC	F5	LCD0_D6
E6	MDM1	F6	NC
E7	MDQ11	F7	MVDD
E8	MDQ13	F8	MVDD
E9	NC	F9	NC
E10	MRETEN	F10	MVDD
E11	MRESET	F11	MVDD
E12	NC	F12	NC
E13	MA3	F13	MVDD
E14	MA9	F14	MVDD
E15	NC	F15	NC
E16	MT_ATO	F16	MVDD
E17	MT.DTO1	F17	MVDD
E18	MT.DTO0	F18	NC
E19	NC	F19	JTAG_SEL
E20	GPIO1_D5/I2C2_SCL	F20	GPIO3_B2
E21	VSS	F21	GPIO1_D4/I2C2_SDA
E22	MDQ0	F22	GPIO2_D7
E23	MDQ7	F23	NC
G1	LCD0_D14	H1	LCD0_D20
G2	LCD0_D13	H2	LCD0_D19
G3	LCD0_D12	H3	LCD0_D18
G4	LCD0_D11	H4	LCD0_D17
G5	LCD0_D10	H5	LCD0_D16
G6	LCD0_D5	H6	LCD0_D15
G7	NC	H7	CVDD_1V0
G8	CVDD_1V0	H8	VSS

G9	VSS	H9	VSS
G10	CVDD_1V0	H10	VSS
G11	MVDDAO	H11	VSS
G12	MVREFAO	H12	VSS
G13	MVREF	H13	VSS
G14	VSS	H14	VSS
G15	MPZQ	H15	VSS
G16	CVDD_1V0	H16	VSS
G17	NC	H17	CVDD_1V0
G18	CVDD_1V0	H18	VCCIO1
G19	GPIO1_D3/I2C1_SCL	H19	ADC_IN2
G20	GPIO1_D2/I2C1_SDA	H20	ADC_IN1
G21	GPIO1_D1/I2C0_SCL	H21	ADC_IN0
G22	GPIO1_D0/I2C0_SDA	H22	GPIO3_D1/SDMMC1_BACKEND/MII_MDCLK
G23	GPIO3_D0/SDMMC1_PWR/MII_MD	H23	GPIO3_D2/SDMMC1_INT
J1	NC	K1	LCD0_D21
J2	LCD0_D23	K2	GPIO2_A5/LCD1_D5/SMC_D5
J3	LCD0_D22	K3	GPIO2_A4/LCD1_D4/SMC_D4
J4	NC	K4	GPIO2_A3/LCD1_D3/SMC_D3
J5	NC	K5	GPIO2_A1/LCD1_D1/SMC_D1
J6	NC	K6	GPIO2_A0/LCD1_D0/SMC_D0
J7	LCD0_VCC1	K7	LCD0_VCC0
J8	VSS	K8	VSS
J9	VSS	K9	VSS
J10	VSS	K10	VSS
J11	VSS	K11	VSS
J12	VSS	K12	VSS
J13	VSS	K13	VSS
J14	VSS	K14	VSS
J15	VSS	K15	VSS
J16	VSS	K16	VSS
J17	CVDD_1V0	K17	VCCIO0
J18	NC	K18	ADCVDD_1V8

J19	NC	K19	GPIO3_C3/SDMMC1_D2/RMII_RX_D0
J20	NC	K20	GPIO3_C4/SDMMC1_D3/RMII_RX_D1
J21	GPIO3_C6/SDMMC1_DET/RMII_RX_ERR	K21	GPIO3_C5/SDMMC1_CLKO/RMII_CLKO
J22	GPIO3_C7/SDMMC1_WP/RMII_CSR_VALID	K22	GPIO3_C1/SDMMC1_D0/RMII_TX_D1
J23	NC	K23	GPIO3_C2/SDMMC1_D1/RMII_TX_D0
L1	GPIO2_B3/LCD1_D11/SMC_D11	M1	NC
L2	GPIO2_B2/LCD1_D10/SMC_D10	M2	GPIO2_B4/LCD1_D12/SMC_D12
L3	GPIO2_B1/LCD1_D9/SMC_D9	M3	GPIO2_B0/LCD1_D8/SMC_D8
L4	GPIO2_A2/LCD1_D2/SMC_D2	M4	NC
L5	GPIO2_A7/LCD1_D7/SMC_D7	M5	NC
L6	GPIO2_A6/LCD1_D6/SMC_D6	M6	NC
L7	LCD1_VCC	M7	CIF_VCC
L8	VSS	M8	VSS
L9	VSS	M9	VSS
L10	VSS	M10	VSS
L11	VSS	M11	VSS
L12	VSS	M12	VSS
L13	VSS	M13	VSS
L14	VSS	M14	VSS
L15	VSS	M15	VSS
L16	VSS	M16	VSS
L17	CVDD_1V0	M17	CVDD_1V0
L18	CVDD_1V0	M18	NC
L19	GPIO1_A1/UART0_TX	M19	NC
L20	GPIO1_A0/UART0_RX	M20	NC
L21	GPIO1_A2/UART0_CTSN	M21	GPIO3_B0/SDMMC0_DET
L22	GPIO3_C0/SDMMC1_CMD/RMII_TX_EN	M22	GPIO3_B1/SDMMC0_WP
L23	GPIO1_A3/UART0_RTSN	M23	NC
N1	GPIO2_C1/LCD1_D17/SMC_A1	P1	GPIO2_C2/LCD1_D18/SMC_A2
N2	GPIO2_C0/LCD1_D16/SMC_A0	P2	GPIO2_C3/LCD1_D19/SMC_A3
N3	GPIO2_B7/LCD1_D15/SMC_D15	P3	GPIO2_C4/LCD1_D20/SMC_A4
N4	GPIO2_B5/LCD1_D13/SMC_D13	P4	GPIO2_B6/LCD1_D14/SMC_D14
N5	AVDD	P5	AVDD

N6	AVDD	P6	AVDD
N7	CVDD_1V0	P7	VSS
N8	VSS	P8	VSS
N9	VSS	P9	VSS
N10	VSS	P10	VSS
N11	VSS	P11	VSS
N12	VSS	P12	VSS
N13	VSS	P13	VSS
N14	VSS	P14	VSS
N15	VSS	P15	VSS
N16	VSS	P16	VSS
N17	VSS	P17	VSS
N18	FLASH_VCC	P18	CVDD_1V0
N19	GPIO3_A0/SDMMC0_RSTN	P19	GPIO1_B1/UART2_TX/JTAG_TDO
N20	GPIO1_B6/SPDIF_TX/SPI1_CSN1	P20	GPIO1_B0/UART2_RX/JTAG_TDI
N21	GPIO3_A1/SDMMC0_PWR	P21	GPIO1_B5/UART3_RTSN
N22	GPIO3_D7	P22	GPIO3_D5/PWM2/JTAG_TCK
N23	GPIO3_D3/PWM0	P23	GPIO3_D6/PWM3/JTAG_TMS
R1	NC	T1	GPIO2_D0/LCD1_DCLK/SMC_CSN0
R2	GPIO2_C6/LCD1_D22/SMC_A6	T2	GPIO2_D1/LCD1_DEN/SMC_WEN
R3	GPIO2_C5/LCD1_D21/SMC_A5	T3	GPIO2_D2/LCD1_HSYNC/SMC_OEN
R4	NC	T4	GPIO2_C7/LCD1_D23/SMC_A7
R5	NC	T5	AVDD
R6	NC	T6	AVDD
R7	VSS	T7	VSS
R8	VSS	T8	VSS
R9	VSS	T9	VSS
R10	VSS	T10	VSS
R11	VSS	T11	VSS
R12	VSS	T12	VSS
R13	VSS	T13	VSS
R14	VSS	T14	VSS
R15	VSS	T15	VSS

R16	VSS	T16	VSS
R17	CVDD_1V0	T17	CVDD_1V0
R18	NC	T18	GPIO3_A3/SDMMC0_CMD
R19	NC	T19	GPIO3_A2/SDMMC0_CLKO
R20	NC	T20	GPIO0_D7/SPI1_CSN0
R21	GPIO0_D5/SPI1_TX	T21	GPIO0_D6/SPI1_CLK
R22	GPIO3_D4/PWM1/JTAG_TRSTN	T22	GPIO1_B3/UART3_TX/GPS_SIG
R23	NC	T23	GPIO1_B4/UART3_CTSN/GPS_CLK
U1	GPIO2_D3/LCD1_VSYNC/SMC_ADVN	V1	NC
U2	GPIO2_D4/SMC_BLS_N0	V2	CIF_CLKI/TS_CLKO
U3	GPIO2_D5/SMC_BLS_N1	V3	VSS
U4	GPIO2_D6/SMC_CSN1	V4	CIF_D6/TS_D4
U5	AVDD	V5	AVDD
U6	AVDD	V6	NC
U7	NC	V7	AVDD
U8	AVDD	V8	AVDD
U9	AVDD	V9	NC
U10	AVDD	V10	AVDD
U11	APLL_AVSS	V11	APLL_1V0
U12	DPLL_AVSS	V12	NC
U13	C/GPLL_AVSS	V13	DPLL_1V0
U14	USBVDD_1V0	V14	C/GPLL_1V0
U15	USBVDD_3V3	V15	NC
U16	HSIC_VDD12	V16	USBVDD_1V8
U17	NC	V17	AP0_VCC
U18	AP1_VCC	V18	NC
U19	FLASH_ALE	V19	GPIO0_C6/FLASH_D14
U20	GPIO3_A7/SDMMC0_D3	V20	GPIO3_A4/SDMMC0_D0
U21	GPIO1_B2/UART3_RX/GPS_MAG	V21	GPIO0_C5/FLASH_D13
U22	GPIO3_A5/SDMMC0_D1	V22	GPIO3_A6/SDMMC0_D2
U23	GPIO0_D4/SPI1_RX	V23	NC
W1	CIF_D3/TS_D1	Y1	CIF_D12
W2	CIF_D4/TS_D2	Y2	CIF_D13

W3	CIF_D5/TS_D3	Y3	CIF_D7/TS_D5
W4	CIF_D9/TS_D7	Y4	CIF_D8/TS_D6
W5	NC	Y5	CIF_CLKO/GPIO3_B3
W6	GPIO0_A5	Y6	GPIO0_A1
W7	GPIO0_A3	Y7	TEST
W8	GPIO0_B0	Y8	GPIO0_B3
W9	NC	Y9	NC
W10	AVDD_COM	Y10	EFUSE
W11	GPIO0_A6	Y11	GPIO0_B6
W12	NC	Y12	NC
W13	PVCC_3V3	Y13	GPIO1_C0/I2S_CLK
W14	PVDD_1V0	Y14	GPIO1_C3/I2S_LRCK_TX
W15	NC	Y15	NC
W16	GPIO1_C1/I2S_SCLK	Y16	GPIO1_A5/UART1_TX/SPI0_TXD
W17	FLASH_RDY	Y17	OTG_ID
W18	FLASH_CLE	Y18	FLASH_WP/EMMC_PWR
W19	NC	Y19	FLASH_CSN0
W20	GPIO0_C1/FLASH_D9	Y20	GPIO0_D1/FLASH_CSN1
W21	GPIO0_C2/FLASH_D10	Y21	FLASH_D5/EMMC_D5
W22	GPIO0_C0/FLASH_D8	Y22	FLASH_D3/EMMC_D3
W23	GPIO0_C7/FLASH_D15	Y23	GPIO0_C3/FLASH_D11
AA1	NC	AB1	CIF_D15
AA2	CIF_D14	AB2	CIF_HREF
AA3	CIF_VSYNC/TS_SYNC	AB3	CIF_D2/TS_D0
AA4	CIF_D10/I2C3_SDA/GPIO3_B6	AB4	CIF_D11/I2C3_SCL/GPIO3_B7
AA5	GPIO0_A2	AB5	CLK32K_IN
AA6	GPIO0_A4	AB6	GPIO0_B2
AA7	GPIO0_B1	AB7	CPU_PWROFF
AA8	VSS	AB8	XIN24M
AA9	DDRIO_PWROFF	AB9	CORE_PWROFF
AA10	DDRIO_RET_EN	AB10	GPIO0_B5
AA11	GPIO0_B7	AB11	GPIO1_B7/SPI0_CSN1
AA12	GPIO1_A4/UART1_RX/SPI0_RXD	AB12	GPIO1_A7/UART1_RTSN/SPI0_CSN0

AA13	GPIO1_A6/UART1_CTSN/SPI0_CLK	AB13	GPIO1_C4/I2S_SDI
AA14	VSS	AB14	OTG_DM
AA15	GPIO1_D7/I2C4_SCL	AB15	OTG_RKELVIN
AA16	VSS	AB16	HOST_DM
AA17	OTG_VBUS	AB17	HSIC_STROBE
AA18	VSS	AB18	HSIC_DATA
AA19	FLASH_WRN	AB19	FLASH_RDN
AA20	GPIO0_D3/FLASH_CSN3/EMMC_RSTN	AB20	GPIO0_D0/FALSH_DQS/EMMC_CLKO
AA21	FLASH_D2/EMMC_D2	AB21	FLASH_D1/EMMC_D1
AA22	GPIO0_D2/FLASH_CSN2/EMMC_CMD	AB22	FLASH_D7/EMMC_D7
AA23	NC	AB23	GPIO0_C4/FLASH_D12
AC1	CIF_D1/TS_D9/GPIO3_B5	AC13	GPIO_C5/I2S_SDO
AC2	CIF_D0/TS_D8/GPIO3_B4	AC14	OTG_DP
AC3	NC	AC15	NC
AC4	GPIO0_A0	AC16	HOST_DP
AC5	NPOR	AC17	HOST_RKELVIN
AC6	NC	AC18	NC
AC7	GPIO0_A7	AC19	GPIO1_C2/I2S_LRCK_RX
AC8	XOUT24M	AC20	FLASH_D0/EMMC_D0
AC9	NC	AC21	NC
AC10	GPIO0_B4	AC22	FLASH_D4/EMMC_D4
AC11	GPIO1_D6/I2C4_SDA	AC23	FLASH_D6/EMMC_D6
AC12	NC		

## 1.5 Electrical Specification

### 1.5.1 Absolute Maximum Ratings

Table 16 RK3188 absolute maximum ratings

Parameters	Related Power Group	Max	Unit
DC supply voltage for Internal digital logic	AVDD, CVDD, PVDD, USBVDD	1.1	V
DC supply voltage for Digital GPIO (except for SAR-ADC, PLL, USB, DDR IO)	LCD0_VCC0,LCD0_VCC1, LCD1_VCC,	3.6	V

	CIF_VCC PVCC_3V3, AP0_VCC,AP1_VCC, FLASH_VCC, VCCIO0,VCCIO1		
DC supply voltage for DDR IO	MVDD	1.95	V
DC supply voltage for Analog part of SAR-ADC	ADCVDD_1V8	1.98	V
DC supply voltage for Analog part of PLL	APLL_1V0 CGPLL_1V0 DPLL_1V0	1.1	V
DC supply voltage for Analog part of USB OTG/Host2.0	USBVDD_1V8 USBVDD_3V3	1.98 3.63	V
Analog Input voltage for SAR-ADC	ADCVDD_1V8	1.98	V
Analog Input voltage for DP/DM/VBUS of USB OTG/Host2.0		5	V
Digital input voltage for input buffer of GPIO		3.6	V
Digital output voltage for output buffer of GPIO		3.6	V
Storage Temperature		125	°C

Absolute maximum ratings specify the values beyond which the device may be damaged permanently. Long-term exposure to absolute maximum ratings conditions may affect device reliability.

### 1.5.2 Recommended Operating Conditions

Table 1-7 describes the recommended operating condition for every clock domain.

Table 17 RK3188 recommended operating conditions

Parameters	Symbol	Min	Typ	Max	Units
Internal digital logic Power (except USB OTG)	AVDD, CVDD, PVDD	0.9	1.0	1.25	V
Digital GPIO Power(3.3V/2.5V/1.8V)	VCCIO0,VCCIO1,	3 2.25 1.62	3.3 2.5 1.8	3.6 2.75 1.98	V
Digital GPIO Power(3.3V/2.5V/1.8V)	LCD0_VCC0, LCD0_VCC1, LCD1_VCC, CIF_VCC, PVCC, FLASH_VCC, AP0_VCC, AP1_VCC	3 2.25 1.62	3.3 2.5 1.8	3.6 2.75 1.98	V
DDR IO (DDR3 mode) Power	MVDD	1.425	1.5	1.575	V
DDR IO (LVDDR3 mode) Power	MVDD	1.283	1.35	1.45	V
DDR IO (LPDDR2 mode) Power	MVDD	1.14	1.2	1.3	V

DDR reference supply (VREF) Input	VREF	0.49*MVDD	0.5*MVDD	0.51*MVDD	V
DDR External termination voltage		VREF-40mV	VREF	VREF+40mV	V
PLL Analog Power	APLL_1V0 CGPLL_1V0 DPLL_1V0	0.9	1.0	1.1	V
SAR-ADC Analog Power	ADCVDD_1V8	1.62	1.8	1.98	V
USB OTG/Host2.0 Digital Power	USBVDD_1V0	0.9	1.0	1.1	V
USB OTG/Host2.0 Analog Power(1.8V)	USBVDD_1V8	1.62	1.8	1.98	V
USB OTG/Host2.0 Analog Power(3.3V)	USBVDD_3V3	3.069	3.3	3.63	V
USB OTG/Host2.0 external resistor	REXT	NA	200	NA	Ohm
HSIC Analog Power	USBVDD_1V0	1.1	1	0.9	
PLL input clock frequency		N/A	24	N/A	MHz
Operating Temperature		-40	25	125	°C

### 1.5.3 DC Characteristics

Table 18 RK3188 DC Characteristics

Parameters		Symbol	Min	Typ	Max	Units
Digital GPIO @3.3V	Input Low Voltage	Vil	-0.3	0	3.3x0.3	V
	Input High Voltage	Vih	3.3x0.7	3.3	3.3+0.3	V
	Output Low Voltage	Vol	-0.3	NA	NA	V
	Output High Voltage	Voh	NA	NA	3.6	V
	Threshold Point	Vtr+	1.53	1.46	1.43	V
		Vtr-	1.19	1.12	1.05	V
	Pullup Resistor	Rpu	33.7	58	101.5	Kohm
Pulldown Resistor	Rpd	34.2	60.1	109.3	Kohm	
Digital GPIO @1.8V	Input Low Voltage	Vil	-0.3	0	1.8x0.3	V
	Input High Voltage	Vih	1.8x0.7	1.8	1.8 + 0.3	V
	Output Low Voltage	Vol	-0.3	NA	NA	V
	Output High Voltage	Voh	NA	NA	1.8+0.3	V
	Threshold Point	Vtr+	1.23	1.12	1.03	V
		Vtr-	0.91	0.82	0.73	V
	Pullup Resistor	Rpu	35	62.9	120	Kohm
Pulldown Resistor	Rpd	35.1	61	113.9	Kohm	
DDR IO @DDR3 mode	Input High Voltage	Vih_dds	VREF + 0.09	NA	MVDD	V
	Input Low Voltage	Vil_dds	-0.3	0	VREF - 0.09	V
	Output High Voltage	Voh_dds	0.8xMVDD	NA	N/A	V
	Output Low Voltage	Vol_dds	N/A	NA	0.2*MVDD	V
	Input termination resistance(ODT) to VDDIO_DDRi/2 (i=0~6)	Rtt	100 54 36	120 60 40	140 66 44	Ohm

DDR IO @LPDDR2 mode	Input High Voltage	Vih_dds	VREF + 0.13	NA	MVDD	V
	Input Low Voltage	Vil_dds	-0.3	NA	VREF - 0.13	V
	Output High Voltage	Voh_dds	0.9*VREF	NA	NA	V
	Output Low Voltage	Vol_dds	NA	NA	0.1*VREF	V

### 1.5.4 Recommended Operating Frequency

Table 19 Recommended operating frequency for PD\_ALIVE domain

Parameter	Condition	Symbol	MIN	TYP	MAX	Unit
XIN Oscillator	1.0V , 25 °C	IO_XIN24M	24	24	24	MHz
	1.1V , -40 °C		24	24	24	
	0.9V , 125 °C		24	24	24	
DDR PLL	1.0V , 25 °C	ddr_pll_clk	N/A	N/A	1238	MHz
	1.1V , -40 °C		N/A	N/A	1346	
	0.9V , 125 °C		N/A	N/A	1118	
ARM PLL	1.0V , 25 °C	arm_pll_clk	N/A	N/A	1598	MHz
	1.1V , -40 °C		N/A	N/A	2161	
	0.9V , 125 °C		N/A	N/A	1165	
CODEC PLL	1.0V , 25 °C	cocec_pll_clk	N/A	N/A	1170	MHz
	1.1V , -40 °C		N/A	N/A	1647	
	0.9V , 125 °C		N/A	N/A	831	
GENERAL PLL	1.0V , 25 °C	general_pll_clk	N/A	N/A	1341	MHz
	1.1V , -40 °C		N/A	N/A	1784	
	0.9V , 125 °C		N/A	N/A	963	
UART1CLK	1.0V , 25 °C	clk_uart1	N/A	N/A	50	MHz
	1.1V , -40 °C		N/A	N/A	50	
	0.9V , 125 °C		N/A	N/A	50	
TIMER3 CLK	1.0V , 25 °C	clk_timer3	N/A	N/A	24	MHz
	1.1V , -40 °C		N/A	N/A	24	
	0.9V , 125 °C		N/A	N/A	24	

Table 110 Recommended operating frequency for A9 core

Parameter	Condition	Symbol	MIN	TYP	MAX	Unit
Cortex-A9	1.0V , 25 °C	clk_core_pre	N/A	N/A	1390	MHz
	1.1V , -40 °C		N/A	N/A	1762	
	0.9V , 125 °C		N/A	N/A	1000	
	1.0V , 25 °C	clk_core_peri	N/A	N/A	272	MHz
	1.1V , -40 °C		N/A	N/A	484	
	0.9V , 125 °C		N/A	N/A	254	

Table 111 Recommended operating frequency for PD\_CPU domain

Parameter	Condition	Symbol	MIN	TYP	MAX	Unit	
CPU AXI interconnect	1.0V , 25 °C	aclk_cpu	N/A	N/A	514	MHz	
	1.1V , -40 °C		N/A	N/A	574		
	0.9V , 125 °C		N/A	N/A	366		
	CPU AXI interconnect	1.0V , 25 °C	hclk_cpu	N/A	N/A	176	MHz
		1.1V , -40 °C		N/A	N/A	300	
		0.9V , 125 °C		N/A	N/A	162	
	CPU AXI interconnect	1.0V , 25 °C	pclk_cpu	N/A	N/A	87	MHz
		1.1V , -40 °C		N/A	N/A	150	
		0.9V , 125 °C		N/A	N/A	78	
DMC	1.0V , 25 °C	clk_dds	N/A	N/A	647	MHz	
	1.1V , -40 °C		N/A	N/A	743		
	0.9V , 125 °C		N/A	N/A	465		
Embedded SRAM	1.0V , 25 °C	aclk_intmem	N/A	N/A	514	MHz	
	1.1V , -40 °C		N/A	N/A	574		
	0.9V , 125 °C		N/A	N/A	366		
SPDIF	1.0V , 25 °C	clk_spdif	N/A	N/A	50	MHz	
	1.1V , -40 °C		N/A	N/A	50		
	0.9V , 125 °C		N/A	N/A	50		
Timer0/1	1.0V , 25 °C	clk_timer0/ clk_timer1	N/A	N/A	24	MHz	
	1.1V , -40 °C		N/A	N/A	24		
	0.9V , 125 °C		N/A	N/A	24		
UART0	1.0V , 25 °C	clk_uart0	N/A	N/A	50	MHz	
	1.1V , -40 °C		N/A	N/A	50		
	0.9V , 125 °C		N/A	N/A	50		
I2S1	1.0V , 25 °C	clk_i2s0	N/A	N/A	50	MHz	
	1.1V , -40 °C		N/A	N/A	50		
	0.9V , 125 °C		N/A	N/A	50		

Table 112 Recommended operating frequency for PD\_PERI domain

Parameter	Condition	Symbol	MIN	TYP	MAX	Unit	
PERI AXI interconnect	1.0V , 25 °C	aclk_periph	N/A	N/A	449	MHz	
	1.1V , -40 °C		N/A	N/A	502		
	0.9V , 125 °C		N/A	N/A	317		
	PERI AXI interconnect	1.0V , 25 °C	hclk_periph	N/A	N/A	184	MHz
		1.1V , -40 °C		N/A	N/A	208	
		0.9V , 125 °C		N/A	N/A	158	
	PERI AXI interconnect	1.0V , 25 °C	pclk_periph	N/A	N/A	84	MHz
		1.1V , -40 °C		N/A	N/A	89	
		0.9V , 125 °C		N/A	N/A	79	
SMC	1.0V , 25 °C	clk_smc	N/A	N/A	181	MHz	
	1.1V , -40 °C		N/A	N/A	192		

	0.9V , 125 °C		N/A	N/A	163	
NANDC	1.0V , 25 °C	hclk_nandc	N/A	N/A	180	MHz
	1.1V , -40 °C		N/A	N/A	204	
	0.9V , 125 °C		N/A	N/A	155	
	1.0V , 25 °C		clk_otgphy1	N/A	N/A	
1.1V , -40 °C	N/A	N/A		480		
0.9V , 125 °C	N/A	N/A		480		
USB OTG	1.0V , 25 °C	clk_otgphy0	N/A	N/A	480	MHz
	1.1V , -40 °C		N/A	N/A	480	
	0.9V , 125 °C		N/A	N/A	480	
UART2/3	1.0V , 25 °C	clk_uart2/ clk_uart3	N/A	N/A	50	MHz
	1.1V , -40 °C		N/A	N/A	50	
	0.9V , 125 °C		N/A	N/A	50	
SDMMC/SDIO	1.0V , 25 °C	clk_sdmmc0/ clk_sdio	N/A	N/A	100	MHz
	1.1V , -40 °C		N/A	N/A	100	
	0.9V , 125 °C		N/A	N/A	95	
EMMC	1.0V , 25 °C	clk_emmc	N/A	N/A	100	MHz
	1.1V , -40 °C		N/A	N/A	100	
	0.9V , 125 °C		N/A	N/A	98	
MAC	1.0V , 25 °C	clk_mac_ref	N/A	N/A	50	MHz
	1.1V , -40 °C		N/A	N/A	50	
	0.9V , 125 °C		N/A	N/A	50	
SPI0/1	1.0V , 25 °C	clk_spi0/ clk_spi1	N/A	N/A	100	MHz
	1.1V , -40 °C		N/A	N/A	100	
	0.9V , 125 °C		N/A	N/A	72	
SAR-ADC	1.0V , 25 °C	clk_saradc	N/A	N/A	12	MHz
	1.1V , -40 °C		N/A	N/A	12	
	0.9V , 125 °C		N/A	N/A	12	
GPS	1.0V , 25 °C	gps_rfclk	N/A	N/A	76	MHz
	1.1V , -40 °C		N/A	N/A	80	
	0.9V , 125 °C		N/A	N/A	69	

Table 113 Recommended operating frequency for PD\_VIO domain

Parameter	Condition	Symbol	MIN	TYP	MAX	Unit
Display AXI interconnection	1.0V , 25 °C	aclc_lcdc0	N/A	N/A	572	MHz
	1.1V , -40 °C		N/A	N/A	676	
	0.9V , 125 °C		N/A	N/A	415	
	1.0V , 25 °C	aclc_lcdc1	N/A	N/A	564	MHz
	1.1V , -40 °C		N/A	N/A	654	
	0.9V , 125 °C		N/A	N/A	408	
	1.0V , 25 °C	vio_hclk	N/A	N/A	194	MHz

	1.1V , -40 °C		N/A	N/A	218	
	0.9V , 125 °C		N/A	N/A	167	
LCDC0/1	1.0V , 25 °C	dclk_lcdc0/ dclk_lcdc1	N/A	N/A	648	MHz
	1.1V , -40 °C		N/A	N/A	938	
	0.9V , 125 °C		N/A	N/A	340	
CIF0/1	1.0V , 25 °C	pclkin_cif0/ pclkin_cif1	N/A	N/A	100	MHz
	1.1V , -40 °C		N/A	N/A	100	
	0.9V , 125 °C		N/A	N/A	100	

Table 114 Recommended operating frequency PD\_GPU domain

Parameter	Condition	Symbol	MIN	TYP	MAX	Unit
GPU	1.0V , 25 °C	aclk_gpu	N/A	N/A	529	MHz
	1.1V , -40 °C		N/A	N/A	596	
	0.9V , 125 °C		N/A	N/A	389	

Table 115 Recommended operating frequency for PD\_VIDEO domain

Parameter	Condition	Symbol	MIN	TYP	MAX	Unit
VIDEO	1.0V , 25 °C	aclk_vepu	N/A	N/A	548	MHz
	1.1V , -40 °C		N/A	N/A	699	
	0.9V , 125 °C		N/A	N/A	408	
	1.0V , 25 °C	hclk_vepu	N/A	N/A	259	MHz
	1.1V , -40 °C		N/A	N/A	295	
	0.9V , 125 °C		N/A	N/A	218	
	1.0V , 25 °C	aclk_vdpu	N/A	N/A	510	MHz
	1.1V , -40 °C		N/A	N/A	680	
	0.9V , 125 °C		N/A	N/A	374	
	1.0V , 25 °C	hclk_vdpu	N/A	N/A	224	MHz
	1.1V , -40 °C		N/A	N/A	255	
	0.9V , 125 °C		N/A	N/A	189	

### 1.5.5 Electrical Characteristics for General IO

Table 116 RK3188 Electrical Characteristics for Digital General IO

Parameters		Symbol	Test condition	Min	Typ	Max	Units
Digital GPIO @3.3V	Input leakage current	li	Vin = 3.3V or 0V	NA	NA	10	uA
	Tri-state output leakage current	loz	Vout = 3.3V or 0V	NA	NA	10	uA
	High level input current	lih	Vin = 3.3V, pulldown disabled	NA	NA	10	uA

	Low level input current	I <sub>il</sub>	V <sub>in</sub> = 3.3V, pulldown enabled	NA	NA	106.4	μA
			V <sub>in</sub> = 0V, pullup disabled	NA	NA	10	μA
			V <sub>in</sub> = 0V, pullup enabled	NA	NA	107.8	μA
Digital GPIO @1.8V	Input leakage current	I <sub>i</sub>	V <sub>in</sub> = 1.8V or 0V	NA	NA	10	μA
	Tri-state output leakage current	I <sub>oz</sub>	V <sub>out</sub> = 1.8V or 0V	NA	NA	10	μA
	High level input current	I <sub>ih</sub>	V <sub>in</sub> = 1.8V, pulldown disabled	NA	NA	10	μA
			V <sub>in</sub> = 1.8V, pulldown enabled	NA	NA	61.3	μA
	Low level input current	I <sub>il</sub>	V <sub>in</sub> = 0V, pullup disabled	NA	NA	10	μA
			V <sub>in</sub> = 0V, pullup enabled	NA	NA	61.4	μA

### 1.5.6 Electrical Characteristics for PLL

Table 117 RK3188 Electrical Characteristics for PLL

Parameters		Symbol	Test condition	Min	Typ	Max	Units
PLL	Input clock frequency	F <sub>in</sub>	F <sub>in</sub> = F <sub>ref</sub> * NR <sup>①</sup> @1.0V	0.032	NA	2200	MHz
	Comparison frequency	F <sub>ref</sub>	F <sub>ref</sub> = F <sub>in</sub> /NR @1.0V	0.032	N/A	50	MHz
	VCO operating range	F <sub>vco</sub>	F <sub>vco</sub> = F <sub>ref</sub> * NF <sup>①</sup> @1.0V	1100	N/A	2200	MHz
	Output clock frequency	F <sub>out</sub>	F <sub>out</sub> = F <sub>vco</sub> /NO <sup>①</sup> @1.0V	30	N/A	2200	MHz
	Lock time	T <sub>lt</sub>		N/A	350	500	Cycles of divided reference clock
	Power consumption (normal mode)	N/A		N/A	4	N/A	mW
	Power consumption (standby mode)	N/A		N/A	100	N/A	μW
	Power consumption (power-down mode)	N/A	No clock input to PLL power down signal high, 80C temperature	N/A	10	N/A	μW

**Notes :** <sup>①</sup> NR is the input divider value;  
NF is the feedback divider value;  
NO is the output divider value

### 1.5.7 Electrical Characteristics for SAR-ADC

Table 118 RK3188 Electrical Characteristics for SAR-ADC

Parameters	Symbol	Test condition	Min	Typ	Max	Units
------------	--------	----------------	-----	-----	-----	-------

ADC resolution			N/A	10	N/A	bits
Conversion speed	F <sub>s</sub>	The duty cycle should be between 40%~60%	NA	N/A	1	MSPS
Differential Non Linearity	DNL		N/A	±1	N/A	LSB
Integral Non Linearity	INL		N/A	±2	N/A	LSB
Gain Error	E <sub>gain</sub>		-8	N/A	8	LSB
Offset Error	E <sub>offset</sub>		-8	N/A	8	mV
Analog Supply Current(VDDA_SARADC)			N/A	200	N/A	uA
Digital Supply Current			N/A	50	N/A	uA
Power Down Current from AVDD			NA	0.5	NA	uA
Power Down Current from DVDD			N/A	1	N/A	uA
Power up time			N/A	7	N/A	1/F <sub>s</sub>

### 1.5.8 Electrical Characteristics for USB OTG/Host2.0 Interface

Table 119 RK3188 Electrical Characteristics for USB OTG/Host2.0 Interface

Parameters		Symbol	Test condition	Min	Typ	Max	Units
HS transmit, maximum transition density (all 0's data in DP/DM)	Current From OTG_DVDD		55°C , USB <sub>D</sub> VDD_1V0 = 1.0V USB <sub>V</sub> VDD_1V8=1.0V USB <sub>V</sub> VDD_3V3=3.3V, 15-cm USB cable attached to DP/DM	N/A	6.151	N/A	mA
	Current From OTG_VDD33			N/A	4.97	N/A	mA
	Current From OTG_VDD18			N/A	18.5	N/A	mA
HS transmit, minimum transition density (all 1's data in DP/DM)	Current From OTG_DVDD			N/A	5.521	N/A	mA
	Current From OTG_VDD33			N/A	3.63	N/A	mA
	Current From OTG_VDD18			N/A	15.5	N/A	mA
HS idle mode	Current From OTG_DVDD			N/A	5.841	N/A	mA
	Current From OTG_VDD33			N/A	3.19	N/A	mA
	Current From OTG_VDD18			N/A	6.58	N/A	mA
FS transmit, maximum transition density (all 0's data in DP/DM)	Current From OTG_DVDD			N/A	4.251	N/A	mA
	Current From OTG_VDD33			N/A	11.81	N/A	mA
	Current From OTG_VDD18			N/A	6.56	N/A	mA
LS transmit, maximum transition density (all 0's data in DP/DM)	Current From OTG_DVDD		N/A	5.171	N/A	mA	
	Current From OTG_VDD33		N/A	12.81	N/A	mA	
	Current From OTG_VDD18		N/A	6.61	N/A	mA	
Suspend mode	Current From OTG_DVDD		N/A	53.4	N/A	uA	
	Current From OTG_VDD33		N/A	1.1	N/A	uA	
	Current From OTG_VDD18		N/A	6.6	N/A	uA	
Sleep mode	Current From OTG_DVDD		N/A	0.113	N/A	mA	
	Current From OTG_VDD33		N/A	0.1	N/A	uA	
	Current From OTG_VDD18		N/A	0.004	N/A	mA	

### 1.5.9 Electrical Characteristics for HSIC Interface

Table 120 RK3188 Electrical Characteristics for HSIC Interface

Parameters		Symbol	Test condition	Min	Typ	Max	Units
HS transmit, maximum transition density	Current From DVDD		55°C , VDD12 = 1.2V, DVDD = 1.0V , 12MHz reference clock 10pF load on STROBE	N/A	3.26	N/A	mA
	Current From VDD12			N/A	10.20	N/A	mA
HS transmit, minimum transition density	Current From DVDD			N/A	3.05	N/A	mA
	Current From VDD12			N/A	8.28	N/A	mA
HS idle mode	Current From DVDD			N/A	2.71	N/A	mA
	Current From VDD12			N/A	0.001	N/A	mA
HS Receive	Current From DVDD			N/A	3.07	N/A	mA
	Current From VDD12			N/A	1.58	N/A	mA
Suspend mode	Current From DVDD			N/A	0.012	N/A	mA
	Current From VDD12			N/A	0.3	N/A	uA
Sleep mode	Current From DVDD		N/A	0.049	N/A	mA	
	Current From VDD12		N/A	0.6	N/A	uA	

### 1.5.10 Electrical Characteristics for DDR IO

Table 121 RK3188 Electrical Characteristics for DDR IO

Parameters		Symbol	Test condition	Min	Typ	Max	Units
DDR IO @DDR3 mode	VDDIO_DDR standby current, ODT OFF		@ 1.5V , 125°C	NA	0.01	2.11	uA
	Input leakage current, SSTL mode, unterminated		@ 1.5V , 125°C	NA	0	0.53	uA
DDR IO @LPDDR2 mode	Input leakage current		@ 1.2V , 125°C	NA	0	0.49	nA
	VDD(1.2V) quiescent current		@ 1.2V , 125°C	NA	0	1.89	uA

### 1.5.11 Electrical Characteristics for eFuse

Table 122 RK3188 Electrical Characteristics for eFuse

Parameters		Symbol	Test condition	Min	Typ	Max	Units
Active mode	VDD current in Read mode	Iread_vdd	nomal read	NA	NA	8	mA
	VDD current in PGM mode	Ipgm_vdd	STROBE high	NA	NA	0.2	mA
	VQPS current in PGM mode	Ipgm_vqps	STROBE high	NA	NA	14	mA
standby mode	VDD current in standby mode	Istandby_vdd	Standby	NA	NA	60	uA