



Input Voltage Full Scale (10 Bit) = 512uVpp  
 Input Voltage Resolution (1 LSB) = 0.5 uVpp  
 Total gain = 7812.5  
 Input can handle up to +/-100mV DC electrode offset

**Right-leg driver (DRL) notes:**  
 P201 is not needed when INA114 instrumentation amplifiers are used. You may replace it with a short wire from pin 2 and pin 1 (VGND).  
 If P201 is needed, adjust potentiometer so DRL=0mV (referred to VGND) when \_all\_ amplifier inputs are shorted to the DRL output (R\_LEG).  
**Important usage instructions for the DRL.**  
 If you only want to use one channel, never let the other channel float. Always connect the unused terminals to VGND, or the DRL will not work properly.

DRL design from <http://www.biosemi.com/publications/artikel7.htm>, fig.3  
 See <http://openeg.sf.net> for more information.  
 Authors: Moritz v. Buttler, Joerg Hansmann, Andreas R

modEEGamp\_v1\_1\_Rev. A  
 Olimex LTD, Bulgaria, 2013  
<https://www.olimex.com>

Output Voltage Full Scale (10 Bit) = 4.000 Vp-p (Range 0..4V)  
 => 3.9mV bitstep at 10 bit resolution.

This hardware design by Olimex LTD is licensed under a Creative Commons Attribution-ShareAlike 3.0 Unported License.